Investigations on Double-Diffused MOS (DMOS) transistors under ESD zap conditions

Gianluca Boselli¹, Stan Meeuwsen², Ton Mouthaan¹ & Fred Kuper^{1,2}

¹MESA+ Research Institute, University of Twente

Dept. of Electrical Engineering P.O. Box 217, 7500 AE Enschede, THE NETHERLANDS

Phone: +31 53 489 2754, Fax: +31 53 489 1034, E-mail: G.Boselli@el.utwente.nl

²Philips Semiconductors Nijmegen, The Netherlands

Abstract: in this paper we analyzed, through experiments and 2-D simulations, the behavior under high reverse voltages of a DMOS transistor. It turned out that the drift diffusion region (resistor) between the drain contact and p-diffusion region (PI) plays an important role both in the switching on of the parasitic bipolar structure and in the failure mechanism.

I. Introduction

In BCD (Bipolar-CMOS-DMOS) technology for Smart Power IC's the most common device used is the DMOS (Double Diffused MOS) transistor because it overcomes all the limitations of the pure Bipolar IC: in fact it has no driving DC current requirement (limiting power dissipation) and it efficiently works in fast switching conditions [1]. Moreover, as MOS, the current density depends on the geometrical ratio W/L , while in the power bipolar components it depends on the emitter area so that no improvements in density can be obtained from the lithography progress.

Figure 1: Cross section of a low voltage DMOS transistor.

DMOS transistors are structures in which the channel length is determined by the different rate in the lateral diffusion of two kinds of dopant impurities introduced through the same opening in the polysilicon layer.

Because of that, these structures may have a very short channel length independently from the lithographic step in the used process. A low doped n region (drift region) follows the channel [2]. Many configurations of DMOS transistors are available, dependently on the voltage range they are built for. Our study is targeted to the lateral DMOS transistor for low voltage applications (few tens of volts). A cross section of a lateral DMOS is pictured in Figure 1: the thin oxide and the poly gate are present all along the drift region; p-diffusion (PI) acts as a back-gate.

The object of this study is the breakdown behavior under high reverse currents of this structure and the relationship between snapback and holding voltage (V_{T1} and V_{HOLD}) and the layout & process parameters.

II. Experimental results

DMOS transistors have been tested in DC conditions (HP4145). The varied parameters are: poly length L from 3 to 6 μm , CO-PS (contact to poly gate spacing) from 3 to 8 μm and width W from 7 to 20 μm (one module with $W=100\mu\text{m}$ was available too). In Figure 2 the effects of the poly length L variations (3.5 μm , 4 μm and 4.5 μm) on the DC characteristics are pictured. Source, back-gate and gate contacts are grounded. From Figure 2 we can see that:

- V_{T1} (snapback) is around 45V and I_{T1} is apparently constant (0.9mA): this suggests that

the mechanism leading to the DC snapback conduction mode be current controlled.

- The length of the drift diffusion region (dependent on L) modulates V_{T1} .
- V_{HOLD} is around 40V for all the structures: the snapback swing is very limited in voltage and this might be attributed to the poor beta of the parasitic bipolar structure associated to the device. Such a large V_{HOLD} causes a considerably high Joule power dissipation.
- V_{T2} is around 50V with an I_{T2} constant for all the structures (1.2mA); the DC performances look poor (0.1mA/ μ m) likely as a consequence of the high V_{HOLD} .

Figure 2: Measured I(V) DC characteristic of DMOS with $W=7\mu\text{m}$, $\text{CO-PS}=3\mu\text{m}$ and L variable.

In Figure 3 the effects of the contact to poly gate CO-PS spacing variations ($3\mu\text{m}$, $5\mu\text{m}$, and $8\mu\text{m}$) are pictured.

Figure 3: Measured I(V) DC characteristic of modules with $W=100\mu\text{m}$, $L=3\mu\text{m}$ and CO-PS variable.

It is possible to note that:

- V_{T1} is at the same level as in the previous components, but both I_{T1} and I_{T2} do not scale properly with the increased W (factor 5 instead of expected 14).

- The drop in voltage at the snapback is just perceptible leading to an even higher V_{HOLD} which might explain the not perfect scaling of the devices with the width.
- The extra resistance due to the increased CO-PS spacing does not improve the DC performance at all.

In Figure 4 the effects of the width W variations ($7\mu\text{m}$, $10\mu\text{m}$ and $20\mu\text{m}$) are shown. The measurements indicate:

- V_{T1} , V_H , V_{T2} do not significantly change with W .
- I_{T1} and I_{T2} do not scale as expected with the increased W (30% instead of factor 2).

Figure 4: Measured I(V) DC characteristic of DMOS with $L=4\mu\text{m}$, $\text{CO-PS}=3\mu\text{m}$ and W variable.

III. Simulation approach

As previously mentioned, the studied devices are very large structures: CO-PS spacing in the order of $5\mu\text{m}$ and gate length of $6\mu\text{m}$ are usual values and, therefore, the length of the entire structure can easily exceed $20\text{-}25\mu\text{m}$. This fact together with the complexity of the structures would impose computationally prohibitive meshing when simulating. Furthermore, the background available in the literature about these devices is very poor. For this reason we adopted an approach addressed to scale down the device into a "virtual device" rigorously keeping fixed the process features (doping profiles and sheet resistance): in this way the main physical phenomena taking place during high reverse voltages do not change, even if the results obtained will underestimate the ones from the real structure. The structures have been designed with a Device Editor implemented in Silvaco 2D/3D-simulation tool [3]. The main advantages of this choice are:

- The possibility of analytically defining doping profiles and process/layout features even with unlikely parameters in order to get insight on the behavior of the structure.
- Meshing optimization based on the same mesh parameters: this is important when comparing structures with layout variation [4].

Most simulations are performed "cold" because our main interest is not the 2nd "thermal" breakdown but the mechanisms modulating the first breakdown and the holding voltage. A simulation taking into account lattice temperature will be shown also. The simulated structures (with reference to *Figure 1*) have an high resistive p-substrate ($N = 3 \times 10^{13} \text{cm}^{-3}$), a buried N between the drift-region ($N = 5 \times 10^{14} \text{cm}^{-3}$) and the substrate, a back-gate contact on the p-region which may be tied together with the source contact, minimum CO-PS distance, a channel length of about $0.25 \mu\text{m}$, minimum bulk-source implant distance and $0.7 \mu\text{m}$ gate length. On this structure (which, from now on, we will refer to as "standard") we simulated some variations, both layout (channel length and CO-PS distance) and process (epitaxial layer doping and p-profile).

IV. Simulation results

The simulated I/V characteristic with all the electrodes grounded (except the drain contact) is shown in *Figure 5*: V_{T1} is 11V and V_{HOLD} about 4V.

Figure 5: Simulated DC I(V) characteristic of the "standard" device.

The first variation we experimented is the drift region length (and, consequently, the poly length, but the channel length is still unchanged) keeping constant its doping level. As pictured in *Figure 6* the drift region length modulates the snapback voltage but the current density at which the snapback occurs is unchanged.

This result, in spite of the difference in the magnitude of the voltages involved (different geometries as we mentioned in the simulation approach), is the same we obtained from real devices measurements (*Figure 2*).

Figure 6: Simulated effect of changing drift region length.

The relationship between the drift region length and the snapback voltage has been investigated in previous work [5] about the breakdown characterization of N-well resistors: this might suggest that the driving mechanism for the snapback of the entire structure is the breakdown of the drift region resistor.

In N-well resistors the snapback is the consequence of the electric field localization at n+/n- diffused junction (anode/N-well) because of the N-well avalanche under high current conditions: the more holes are produced by impact ionization, the more the electric field becomes confined into a smaller region close to n+/n-junction, keeping its peak almost constant. This implies a reduction of the voltage and is externally seen as a snapback: note that this mechanism is current controlled because we need a production of minority carriers in the order of background doping of the N-well to alter the integrated electric field in the Poisson equation. The localization of the electric field is shown in *Figure 7* in which its values are pictured for different biasing points. At the point A (low current) there are two main components of the electric field: one due to the built-in voltage across n+/p+ source/back-gate contact and an other one behind the drain corner under the gate oxide edge. This component is always present and it is due to the depletion of the diffused junction n+/n- when a positive potential is applied to the drain while the gate is grounded. When the device reaches the holding voltage (at the point D, *Figure 8*) the electric field is completely confined near the n+/n- junction. It is important to remark that in this particular structure the electric field confinement may also be viewed as the Kirk effect in the lateral parasitic

bipolar structure (n+/p-/n epi/n+): this effect takes place in bipolar transistors with a lightly doped epitaxial collector region, under high current injection condition, in which the high field region is relocated from the n(epi)/p(base) region to the n/n+ (collector contact) diffused junction.

Figure 7: Simulated electric field in the DMOS at different biasing points.

Figure 8: Simulated electric field at the point D.

This is a current controlled mechanism too (in this case from the PI/n- junction avalanche) that takes place when the collector current requires more electrons than available through the doping [2]. Kirk effect has been found to be responsible for performance limitations in similar lateral DMOS devices [6].

Figure 9: Simulated effect of changing Drift Region Doping.

To estimate the current required to initiate Kirk effect we can make use of [2]:

$$J_{KIRK} = qN_{DRIFT}v_{SAT}$$

By considering a junction area of $2 \times 10^{-9} \text{ cm}^2$ (depth = $2 \times 10^{-5} \text{ cm}$ and width = 10^{-4} cm - 2D simulations are normalized to $1 \mu\text{m}$ width-) we obtain the currents required to initiate Kirk effect as reported in Table 1. With reference to Figure 9, the higher is the carriers availability the earlier the onset of Kirk effect is reached, leading to a reduced snapback voltage.

1A.2.4

$N_{\text{DRIFT}} (\text{cm}^{-3})$	$J_{\text{KIRK}} (\text{A/cm}^2)$	$I_{\text{KIRK}} (\text{A}/\mu\text{m})$
1e15	1.6e3	3.2e-6
5e15	8e3	1.6e-5
1e16	1.6e4	3.2e-5

Table 1: Calculated values for the onset of Kirk effect.

It should be also noted that the DIBL (Drain Induced Barrier Lowering) effect might play a role in the enhancement of the leakage current before the Kirk effect takes place.

Figure 10: Simulated effect of changing channel (base) length through definition of lateral junction spreading.

This effect manifests itself with the effective reduction of the channel length by increasing the drain voltage: the drain depletion region moves closer to the source depletion region, resulting in a significant field penetration from the drain to the source. Due to this field penetration the threshold voltage is lowered, resulting in increased injection of electrons by the source over the reduced channel barrier, giving rise to increased drain current [7].

Figure 11: Total density current at the point A.

In Figure 10 the effect in the I/V characteristic of changing the channel length (through the analytical definition of the back gate junction lateral spreading) is shown: it is apparent the enhanced leakage for short

channel length as a result of threshold voltage reduction due to the DIBL effect.

Moreover, a decreased channel (base) length results in a reduced snapback voltage because of the increasing of the beta associated to the bipolar structure.

To investigate the behavior of the parasitic bipolar structure associated to the device under study, we analyzed the current at different biasing points. At the point A (Figure 11) a small current is flowing along the channel. At the snapback point (Figure 12) the holes current in the back-gate contact direction is large enough to locally bias the base/emitter (source/back gate) junction.

Figure 12: Total density current at the snapback.

Finally the bipolar parasitic structure is switched on (Figure 13, in which it is possible to note the relevant base current at the holding voltage confirming the lateral parasitic bipolar action).

Figure 13: Total density current at the point D.

Summarizing the results so far presented, with reference to the simulated DC I/V characteristic shown in Figure 5, for low voltage level there is the leakage of n-/p- junction that might be enhanced by DIBL effect. For higher current injection levels,

because of the PI/n- junction avalanche, Kirk effect takes place resulting in a relocation of the electric field (and, ultimately, of the drift region/PI junction) close to the n-/n+ region.

When in this region the electric field is large enough to cause impact ionization there is a production of electron-hole pairs: electrons are collected at the drain contact and holes are traveling towards the p+ contact increasing the voltage drop across the back gate region, resulting in the biasing of the base of the lateral parasitic structure which is fully turned once the holding voltage is reached.

Figure 14: Electrons density for different biasing points (defined in Figure 7 and 8) along a vertical cross-section in the channel (0=surface; 0.2=junction depth).

In Figure 14 the electrons concentration along a vertical cross section in the channel (0=surface, 0.2=junction depth) is shown: it indicates the conductivity modulation of the base region because of the electrons injected, via the channel, into the drain.

Figure 15: Simulated effect of applying a gate voltage.

Furthermore we simulated the application of a voltage on the gate electrode (technique often used with capacitive coupling to lower V_{TI}) and the results are reported in Figure 15: as we expected, the snapback voltage decreased with the increasing of the applied voltage [8]. In fact the mobile charge induced by the MOS effect reduces the need of current to switch on

the parasitic structure and, then, reducing the snapback. In addition, the application of a gate voltage reduces the electric field in the y-direction caused by the n+/n- junction depletion due to the positive potential at the drain contact: therefore the Kirk limit is higher and the current at which the snapback occurs is higher.

In the layout of the standard DMOS transistor we moved the bulk contact away from the source one to verify the effect of increasing the value of external base region resistance.

Figure 16: Simulated effect of changing Bulk-Source distance.

The results are pictured in Figure 16 and there is a small decreasing in the snapback voltage because less base current is necessary to forward bias the source/back gate junction.

Moreover we investigated on the effects produced by the changes in the CO-PS (contact to poly spacing) distance. In protection structures for CMOS technologies (usually ggnMOST) this parameter is known to play a critical role in the performances of the structure [9].

Figure 17: Simulated effect of changing CO-PS distance.

Conceptually it consists of an extra resistor at the drain which enables the spreading of the stress current, "slowing down" the filamentation phenomenon: this means a better current sustaining

capability before reaching the 2nd "thermal" breakdown which leads to an irreversible damage of the structure. Unfortunately this phenomenon has got a typical 3D symmetry and, therefore, our 2D simulations were not able to prove any current constriction phenomenon: the results are shown in *Figure 17* and are on the same track for what we already concluded about the increasing of the drift resistive region (snapback voltage modulated from the increased resistivity). In particular, the snapback voltage modulation is very small because the largest voltage drop is located in the drift diffusion region.

Figure 18: "Cold " vs. "Hot" simulations of DC I(V) characteristics.

So far we have performed "cold" simulations for the above mentioned reasons: as last step we took into account thermal boundaries conditions and solved the lattice temperature too. The I/V characteristic (*Figure 18*) does not change until Joule dissipated power is strong enough to cause self-heating effects and create deviations from the purely electrical characteristic.

Figure 19: Temperature distribution in the marked biasing point.

It is interesting to note the distribution of the lattice temperature in the marked biasing point: the

temperature peak (*Figure 19*) is located in the n+/n diffused junction region where the dissipated Joule power (*Figure 20*) has got a maximum.

Figure 20: Joule Power distribution in the same biasing point as in *Figure 19*.

The last two results confirm the importance of this region not only for the breakdown behavior but also for the perspective in the ESD maximum sustaining current capability. Therefore damage after a destructive ESD stress is expected to be located in this zone. To verify this prediction we took different pictures of the damaged area of the devices just after they were broken: all pictures look like *Figure 21*. A large spot between the drain contact and the gate edge is apparent.

Figure 21: Damaged area.

In particular, in *Figure 22*, a deprocessed DMOS after a destructive stress is pictured: some spots from the gate edge to the drain contacts are well visible. In both cases the only part interested in the failure is the drain side.

Figure 22: Picture of a deprocessed DMOS.

V. Conclusions

For the behavior of Low Voltage DMOS transistors under high reverse voltage conditions we found:

- Poor DC characteristics.
- The combination of the breakdown at the n-/n+ junction (due to a Kirk-like effect initiated by the PI/n- junction avalanche) and the DIBL effect enable the turn on of the parasitic bipolar structure associated to the device. This is a current controlled mechanism.
- This effect causes a relocation of the electric field near the diffused junction n+/n-.
- The maximum power dissipated is across n+/n- diffused junction and, therefore, here is located the most likely failure site.
- Applicability of the concept of lateral parasitic transistor being turned on after the snapback voltage is reached.
- The snapback voltage can be modulated both by the length of the drain extension (gate length) and by the application of a gate voltage.

VI. Acknowledgments

Huug van der Vlist and Michiel Stoutjesdijk from Philips Semiconductors Nijmegen are gratefully acknowledged for their fruitful contributions. Marcel Hoeven from Philips Semiconductors Nijmegen is acknowledged for his support during the measurements.

VII. References

- [1] B.Murari, F.Bertotti and G.A.Vignola, "Smart Power Ics", Berlin: Springer-Verlag, 1996.
- [2] S.M.Sze, "Physics of semiconductor devices", 2nd edition, New York: Wiley, 1981.
- [3] ATLAS, two dimensional device simulation program, Silvaco International, Santa Clara, USA, 1997.
- [4] A.Amerasekera, A.Chatterjee and M.C. Chang, "Prediction of ESD robustness in a process using 2-D

device simulations", in Proc. 31st Int. Rel. Symp., pp. 161-167.

[5] A.W.Ludikhuize, "Kirk effects limitations in High Voltage IC's", Proc. ISPSD, 1994.

[6] G.Notermans, "On the use of N-Well Resistors for Uniform Triggering of ESD Protection Elements", Proc. EOS/ESD Symp., 1997.

[7] N.Arora, "MOSFET Models for VLSI Circuit Simulation", Wien: Springer-Verlag, 1993.

[8] T.Polgren and A.Chatterjee, "Improving the ESD failure threshold of Silicided nMOS output transistors by ensuring uniform current flow", Proc. EOS/ESD Symp., 1989.

[9] A.Amerasekera and C.Duvvury, "ESD in silicon integrated circuits", Chichester: Wiley, 1995.