Substrate bounce in mixed-mode CMOS IC's

Bram Nauta

<http://icd.el.utwente.nl>

b.nauta@el.utwente.nl

University of Twente

contents

- substrate noise in CMOS
- problems in analog
- strategy for analog
- examples
- conclusion

substrate noise in CMOS

substrate is low-Ohmic! $10\text{m}\Omega\text{cm}$

- digital Vss is tied to substrate: $V_{ssd} = V_{sub}$
- digital logic draws peak currents
- PCB ground is not available on-chip (due to L_{bondwire})

substrate voltage

$$V_{sub} = L \frac{dI}{dt}$$

problems in analog:

- guardrings dont help

example : current mirror

- connect V_{ssa} to substrate

Cascodes must also follow the substrate

strategy for analog

- Connect analog Vss to dirty substrate
- NMOS: for DC current sources
- PMOS: for signal handling
- Use differential signals
- Use shielding for non-substrate related signals

$V_{ssa} = \text{substrate} = V_{ssd}$

analog signals referred to outside clean PCB ground

OTA

What about the N-well connection?

for signals referred to clean (PCB) ground

shielding

Take care for series R!

bandgap: wrt analog PCB ground

bandgap: wrt analog PCB ground

simulation

bandgap: wrt dirty substrate

bandgap: wrt dirty substrate

simulation

Nwell @ source

Nwell @ V_{dd}

bandgap: experimental results

current controlled oscillator:

opamp

signals referred to clean PCB ground
 $V_{ss} = \text{substrate} = \text{dirty}$

simplified model:

- I_{noise} must be delivered by (non-linear) g_m stage
- $V_{\text{noise}} = I_{\text{noise}} / g_m$ at input

- compensation
- linearisation

opamp testchip:

experimental results:

PSRR simulation

PSRR measurement

conclusions

- connect analog Vss to dirty substrate
- analog signals referred to clean PCB ground
- NMOS as DC current source
- PMOS for signal handling
- Differential signals
- Watch out for the well connection
- shielding
- Compensation
- Linearisation