

# A Wideband Inductorless CMOS Front-End for Software Defined Radio Receivers

Vincent J. Arkesteijn, Eric A.M. Klumperink and Bram Nauta

MESA<sup>+</sup> Research Institute, IC-Design Group

University of Twente, P.O. Box 217, 7500 AE Enschede, the Netherlands

[v.j.arkesteijn@utwente.nl](mailto:v.j.arkesteijn@utwente.nl), <http://icd.el.utwente.nl/>

*Abstract*—The number of wireless communication links is witnessing tremendous growth and new standards are being introduced at high pace. These standards heavily rely on digital signal processing, making CMOS the first technology of choice. However, RF CMOS circuit development is costly and time consuming due to mask costs and design iterations. This pleads for a Software Defined Radio approach, in which one piece of flexible radio hardware is re-used for different applications and standards, downloadable and under software control.

To the best of our knowledge, little work has been done in this field based on CMOS technology. Recently, a bipolar downconverter front-end has been proposed [1]. In CMOS, only wideband low-noise amplifiers have been proposed, and some CMOS tuner ICs for satellite reception (which have less stringent noise requirements because they are preceded by an outdoor low-noise converter).

This paper presents a wideband RF downconverter front-end in 0.18  $\mu\text{m}$  CMOS (also published in [2]), designed in the context of a research project exploring the feasibility of software defined radio, using a combined Bluetooth/WLAN receiver as a vehicle. Usually, RF receivers are optimised for low power consumption. In contrast, we have taken the approach to optimise for flexibility.

The paper discusses the main system and circuit design choices, and assesses the achievable performance via measurements on a front-end implemented in 0.18 $\mu\text{m}$  CMOS. The flexible design achieves a 0.2-2.2 GHz -3 dB bandwidth, a gain of 25 dB with 6 dB noise figure and +1 dBm IIP<sub>3</sub>.

## I. INTRODUCTION

Narrowband radio receivers have a bandwidth which is only a small fraction of the center frequency of the radio band, allowing the use of LC-tuned circuits with a high quality factor. In contrast, in wideband radio receivers the ratio between bandwidth and center frequency can be as large as two. Wideband receivers find application in for instance base stations and in analogue cable (50-850 MHz), satellite (950-2150 MHz) and terrestrial digital (450-850 MHz) video broadcasting. Moreover, a wide-band receiver can replace several LC-tuned narrowband front-ends typically used in multi-narrow-band receivers. A wide-band solution saves chip-area and fits better in the trend towards

flexible radios with as much signal processing (e.g. channel selection, image rejection) as possible in the digital domain.

Some attention has been given recently to the design of wideband, multistandard receiver front-ends, e.g. [1], [3]. These designs are however not in CMOS, which hampers integration with the ever-expanding digital parts of contemporary receivers. In the field of CMOS, we are unaware of any published low-noise wideband front-ends. Some wideband LNAs however, have been published, e.g. [4], [5], [6]. Also, several CMOS receivers for satellite reception have been published [7], [8], but as they are to be used in conjunction with outdoor LNCs, their noise figures are rather high (e.g. 16 dB for [8]). This is far too high for wireless applications where the front-end is working directly at RF.

This paper presents a flexible wideband front-end for wireless receivers in a standard 0.18  $\mu\text{m}$  CMOS technology. In the next section some design considerations will be discussed. In section III the circuit is presented. Section IV contains measurement results and finally section V presents the conclusions.

## II. DESIGN CONSIDERATIONS

A large bandwidth potentially contains many interfering signals, some of which can be very strong. This leads to very high linearity requirements. These can be relaxed by the use of RF pre-filtering as can be seen in figure 1, but still the required linearity is higher than that of a narrowband receiver, and  $> 0$  dBm IIP<sub>3</sub> is preferred.

Noise requirements for a wideband receiver are generally the same as for narrowband receivers. However, low noise figures for the front-end are harder to obtain and require higher power consumption due to the unavailability of high-Q LC filters. In order to minimize power consumption for the whole receiver, this often leads to a different distribution of NF over the various receiver sub-blocks, and this somewhat relaxes front-end demands.

Image rejection using an RF filter is not very attractive in wideband front-ends, because either a very high IF or a tunable RF filter is required. This suggests a zero-IF or




Fig. 1  
SYSTEM OVERVIEW

low-IF architecture. The decision between these two depends on the standard for which receivers are designed. Different standards have different requirements for image suppression; for some signals DC offset is a problem, for others hardly so; sometimes  $1/f$  noise is a problem (especially in CMOS), sometimes not, et cetera. Therefore, the front-end should support both.

A zero-IF receiver requires low  $1/f$  noise at the output. This, combined with linearity demands, suggests the use of a passive mixer. Because a passive mixer doesn't have gain, a high-gain LNA is required. This LNA also has to exhibit low noise over a wide band, and input matching. This combination can be achieved by the use of noise canceling [4].

Most commercially available RF-filters and duplexers have  $50\Omega$  input and output impedances. Therefore, in order to maximise chip re-use and flexibility, the input impedance of the downconverter was chosen to be  $50\Omega$ , even though this is non-optimal considering power consumption. This flexibility can be exploited by using several filters and a switch on one PCB, as shown in figure 1.

### III. CIRCUIT DESCRIPTION

An overview of the downconverter can be seen in figure 2. It contains an LNA with current source outputs. The transistors in the mixers act as current switches, and the transimpedance amplifiers at intermediate frequency convert the current into voltage again. This section discusses the design of the different parts of the downconverter.

#### A. Low-Noise Amplifier

As shown in figure 2, the LNA consists of two (equal) parts. The circuit implementation of one half of the LNA can be seen in figure 3. A fully balanced design is very much wanted to achieve low even-order distortion, which




Fig. 2  
OVERVIEW OF THE IMPLEMENTED SYSTEM, EXCLUDING THE LO BUFFERS. THE SCHEMATIC OF THE TWO LNA BLOCKS IS SHOWN IN FIGURE 3.




Fig. 3  
SCHEMATIC OF ONE HALF OF THE LNA. THE FULL LNA IS FORMED BY CROSS-COUPLING THE OUTPUTS.

is important for wideband downconverters. This also reduces other common mode interferences and improves the power supply rejection. Both parts of the LNA have a single ended input and a differential output. Cross-coupling the outputs of these parts results in a compound amplifier with a differential input.

The LNA in figure 3 has two separate differential current outputs, one for each mixer. This is to prevent noise degradation due to the existence of a low-ohmic current-path between the inputs of two transimpedance amplifiers during the time that both the I- and the Q-path are switched on [9]. The LNA basically consists of three cascaded stages. Each stage has a different trade-off between required gain, bandwidth, noise and linearity.

The common-source input stage with MN1 is responsible for input matching. A resistive load (R1) instead of a current source improves the bandwidth. Because this stage is an inverting amplifier, the signal is in anti-phase on the gate and drain of MN1. On the other hand, the noise current in MN1's channel produces in-phase noise voltages at these nodes (through the voltage divider consisting of R0 and the impedance of the signal source). Both signal and noise on these two nodes are inverted twice before they reach the two outputs of the LNA. Therefore, the input signal is present on the outputs in anti-phase, while the noise of MN1 is in-phase. This is exploited to add signal contributions while cancelling the noise of MN1 [4].

Simulations show that the noise cancelling can bring the noise figure of the LNA below 3 dB. With high LNA gain, a front-end with close to 3 dB noise figure could be designed, but at the cost of linearity and bandwidth. However, noise figure was deemed less important than IIP<sub>3</sub> and high bandwidth. Therefore we choose to accept 6 dB NF for the front-end.

The output stages consist of inverters. To improve linearity, these stages are degenerated. In a normal inverter the gates of both the NMOST and PMOST are at the same voltage. This would normally lead to a lower gate overdrive voltage  $V_{gs} - V_t$ , which is bad for bandwidth and linearity. Therefore, gate overdrive voltages have been increased by the coupling capacitors and the voltage divider.

Notwithstanding the use of differential circuits, extensive on-chip supply decoupling is employed to further enhance the power supply rejection.

### B. Mixer

Fully balanced passive mixers were used to achieve high linearity and low 1/f noise. See figure 2.

Both mixers consist of four switch transistors. These switches are driven by CMOS inverters acting as LO buffers. Because of the high output impedance of the LNA




Fig. 4

VOLTAGE CONVERSION GAIN VS. INPUT FREQUENCY (OUTPUT FREQUENCY=5 MHz) AND  $S_{11}$  ( $V_{DD}=1.8$  V)

(current source), a low on-resistance of the switch transistors and the low input impedance of the following IF amplifier, variations in the channel conductivity of the switch transistors have little impact on the signal. This has two advantages. First, because variations in the conductivity caused by large signals have less impact, linearity is improved. Second, both 1/f and thermal noise in the channel current of the switches have less impact, thus allowing smaller transistors to be used, lowering the load presented to the LO buffers, and thus improving LO bandwidth. Especially the lower 1/f noise here is a big plus for zero-IF reception.

### C. IF filter and amplifier

The IF amplifier and filter is implemented as a transimpedance amplifier with a parallel RC-combination as a feedback network. The bandwidth is 16 MHz, so that in a zero-IF configuration signals with a bandwidth of up to 32 MHz can be received, or multiple narrowband signals at the same time. To improve the LNA/mixer linearity, the IF amplifier has a low input impedance up to high frequencies. To improve the linearity of the IF amplifier itself, the transistors have been degenerated. The transistors were designed for a 1/f noise corner frequency well below 100 kHz.

## IV. EXPERIMENTAL RESULTS

The front-end was realised in a 0.18  $\mu\text{m}$  standard CMOS process (figure 8). The active chip area is  $800 \times 650 \mu\text{m}$ , most of which is taken by filter capacitors.

Measurements were done on a packaged chip (HVQFN24 package). It was mounted on a PCB made of Rogers RO4003 substrate with a thickness of 0.8 mm.




Fig. 5

NOISE FIGURE (TAKING IMAGE REJECTION INTO ACCOUNT) VERSUS INPUT FREQUENCY (OUTPUT FREQUENCY=10 MHz)




Fig. 6

OUTPUT NOISE VS. FREQUENCY. LO=1 GHz,  $V_{DD}=1.8$  V

Figure 4 shows the measured voltage conversion gain as a function of input frequency, showing 200 MHz–2.2 GHz –3 dB bandwidth. The lower cut-off frequency is determined by the coupling capacitors in the LNA. At higher frequencies the conversion gain is still considerable, albeit at increased noise figure. The same figure also shows  $S_{11}$ . This is lower than -10 dB up to 1.9 GHz.

Figure 5 shows the noise figure, at two different supply voltages. This is the noise figure when taking image rejection into account.

Figure 6 shows the output noise of the downconverter. This was measured using a differential probe. Note the 1/f noise corner frequency of <50 kHz.

Figure 7 shows an  $IIP_3$  plot, measured with an LO fre-




Fig. 7

TWO-TONE 3<sup>RD</sup> ORDER INTERMODULATION DISTORTION. INPUT AT 1005 AND 1006 MHz,  $V_{DD}=1.8$  V.

	$V_{dd} = 1.4$ V <sup>a</sup>	$V_{dd}=1.8$ V
–3 dB BW	0.2 – 2.2 GHz	0.2 – 2.2 GHz
$G_c$	21	25
$NF_{min}$	8.5 dB	6.5 dB
$IIP_3$	+1 dBm	+1 dBm
$IIP_2$	+31 dBm	+35 dBm
–1 dB CP	-14.5 dBm	-16 dBm
LO radiation @1 GHz	-47 dBm	-47 dBm
P	130 mW	200 mW

<sup>a</sup>supply of LO buffers at 1.8 V

TABLE I

KEY PERFORMANCE MEASUREMENTS

quency of 1 GHz and two input signals at 1005 and 1006 MHz. The  $IIP_3$  is +1 dBm ( $OIP_3$ : 13 dBV), which is considerably better than typically found for narrowband receivers.  $IIP_2$  is +35 dBm and the -1 dB compression point is -16 dBm. A summary of the measurement results can be found in table I.

## V. CONCLUSIONS

A wideband downconverter front-end has been designed and realised in 0.18  $\mu$ m CMOS. It achieves 25 dB conversion gain, >2 GHz bandwidth, an  $IIP_3$  of +1 dBm ( $OIP_3$ : 13 dBV) and an  $IIP_2$  of +35 dBm, at 200 mW power consumption. The noise figure is 6.5 dB and the 1/f corner frequency is below 50 kHz.

Overall, the results indicate that a high-linearity flexible wideband downconverter is feasible in CMOS, but has its price especially in power consumption and higher noise figure.




Fig. 8  
CHIP MICROGRAPH

## VI. ACKNOWLEDGEMENTS

This research is supported by the Dutch PRO-gram for Research on Embedded Systems & Software (PROGRESS) under grant number TES.5177. We also thank Gerard Wienk and Domine Leenaerts for support, and Philips Research for fabrication of the IC.

## REFERENCES

- [1] Adiseno, Mohammed Ismail, and Håkan Olsson, "A wide-band RF front-end for multiband multistandard high-linearity low-IF wireless receivers," *IEEE Journal of Solid-State Circuits*, vol. 37, no. 9, pp. 1162–1168, Sept. 2002.
- [2] Vincent J. Arkesteijn, Eric A.M. Klumperink, and Bram Nauta, "A wideband high-linearity RF receiver front-end in CMOS," in *European Solid-State Circuits Conference*, Sept. 2004.
- [3] Jussi Ryyänen, Kalle Kivekäs, Jarkko Jussila, Lauri Sumanen, Aarno Pärssinen, and Kari A.I. Halonen, "A single-chip multi-mode receiver for GSM900, DCS1800, PCS1900, and WCDMA," *IEEE Journal of Solid-State Circuits*, vol. 38, no. 4, pp. 594–602, Apr. 2003.
- [4] Federico Bruccoleri, Eric A.M. Klumperink, and Bram Nauta, "Wide-band CMOS low-noise amplifier exploiting thermal noise canceling," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 2, pp. 275–282, Feb. 2004.
- [5] Stefan Andersson, Christer Svensson, and Oskar Drugge, "Wide-band LNA for a multistandard wireless receiver in 0.18  $\mu\text{m}$  CMOS," in *European Solid-State Circuits Conference*, 2003.
- [6] Adiseno, Håkan Magnusson, and Håkan Olsson, "A 1.8-V wide-band CMOS LNA for multiband multistandard front-end receiver," in *European Solid-State Circuits Conference*, 2003.

- [7] Pierre Busson, Pierre-Olivier Jouffre, Pierre Dautriche, Frederic Paillardet, and Isabelle Telliez, "A complete single-chip front-end for digital satellite broadcasting," in *International Conference on Consumer Electronics*, 2001.
- [8] Bo-Eun Kim, Se-Yeob Kim, Tae-Ju Lee, Jin-Kyu Lim, Young-Jin Kim, M.S. Jeong, Kevin Kim, Sung-Uk Kim, Sung-Ho Park, and Beom-Kyu Ko, "A CMOS single-chip direct conversion satellite receiver for digital broadcasting system," in *2002 Symposium on VLSI Circuits Digest of Technical Papers*, 2002.
- [9] Domine Leenaerts, Johan van der Tang, and Cicero S. Vaucher, *Circuit Design for RF Transceivers*, Kluwer Academic Publishers, 2001.