# Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector

Xiang Gao, Student Member, IEEE, Eric A. M. Klumperink, Senior Member, IEEE, Gerard Socci, Member, IEEE, Mounir Bohsali, Member, IEEE, and Bram Nauta, Fellow, IEEE

Abstract-This paper presents phase-locked loop (PLL) reference-spur reduction design techniques exploiting a sub-sampling phase detector (SSPD) (which is also referred to as a sampling phase detector). The VCO is sampled by the reference clock without using a frequency divider and an amplitude controlled charge pump is used which is inherently insensitive to mismatch. The main remaining source of the VCO reference spur is the periodic disturbance of the VCO by the sampling at the reference frequency. The underlying VCO sampling spur mechanisms are analyzed and their effect is minimized by using dummy samplers and isolation buffers. A duty-cycle-controlled reference buffer and delay-locked loop (DLL) tuning are proposed to further reduce the worst case spur level. To demonstrate the effectiveness of the proposed spur reduction techniques, a 2.21 GHz PLL is designed and fabricated in 0.18  $\mu$ m CMOS technology. While using a high loop-bandwidth-to-reference-frequency ratio of 1/20, the reference spur measured from 20 chips is <-80 dBc. The PLL consumes 3.8 mW while the in-band phase noise is -121 dBc/Hz at 200 kHz and the output jitter integrated from 10 kHz to 100 MHz is 0.3 ps<sub>rms</sub>.

*Index Terms*—Clock generation, clock multiplier, clocks, frequency multiplication, frequency synthesizer, low jitter, low phase noise, low power, low spur, phase detector, phase-locked loop (PLL), sampling phase detector, sub-sampling phase detector.

#### I. INTRODUCTION

CLOCK with high spectral purity is required in many applications, e.g., in wireless communication systems to up-convert and down-convert the wanted signals and in analog-to-digital converters (ADCs) to accurately define the sampling moments. The spectral purity of the clock source is critical for the overall system performance. In addition to low phase noise, the clock source is often also required to have low spurious tones since clock spurs cause reciprocal mixing of the neighbor channels to the passband of the IF filter [1] or translate to deterministic jitter and degrade the ADC signal-to-noise ratio.

Phase-locked loops (PLLs) are widely used to generate high-accuracy clocks on chip. In conventional charge pump (CP) PLLs, the mismatch between the CP up-current source

G. Socci and M. Bohsali are with National Semiconductor, Santa Clara, CA 95051 USA.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2010.2053094



Fig. 1. Generic sub-sampling PLL (SSPLL) architecture.

and down-current source is the major source for the reference spur at the voltage-controlled oscillator (VCO) output [2]-[8]. Mismatches in the CP current sources generate CP output-current ripple which is then converted to ripple on the VCO control voltage by the loop filter (LF), resulting in VCO spurs. A small filter bandwidth can be used to suppress the ripple, thereby reducing the VCO spur level. However, most PLL applications prefer a large bandwidth as it offers fast settling time, reduces on-chip filter area and reduces the sensitivity of the VCO to pulling [6]. In order to alleviate the tradeoff between low spur and large bandwidth, various design techniques have been proposed to reduce the CP ripple. Examples are CP designs that improve current source matching [2], [8], detect the current source mismatch and then apply analog [4] or digital [5] calibration, or designs that add a sample-and-hold between the CP and the loop filter [6], [7]. In this paper, we propose to use a sub-sampling PLL (SSPLL) architecture [9] and an amplitude controlled mismatch insensitive CP, which achieves a low reference spur < -80 dBc while using a high bandwidth of  $f_{\rm ref}/20$ . The design with some measurements has been presented in [10]. Here we analyze the underlying spur mechanisms, discuss and analyze circuit operation in more detail and demonstrate more experimental proof of the concept.

The generic architecture of a SSPLL is shown in Fig. 1. A sub-sampling phase detector (SSPD) samples the VCO output with a reference clock Ref and converts the VCO phase error into sampled voltage variations. A CP converts sampled voltage to current and injects it to the loop filter. An auxiliary frequency-locked loop (FLL) guarantees correct frequency locking. The sub-sampling PD is not a recent invention, but has been used for a long time in various designs [11]–[16] under the name "sampling PD". The contribution of our work, as previously described in [9], is the development of techniques which allow a fully integrated CMOS PLL that exploits the sampling PD to achieve very low in-band phase noise. In [9] we demonstrated

Manuscript received November 26, 2009; revised May 5, 2010; accepted May 18, 2010. Date of current version August 25, 2010. This paper was approved by Associate Editor Darrin Young.

X. Gao, E. A. M. Klumperink, and B. Nauta are with the IC-Design group, University of Twente, 7500 AE Enschede, The Netherlands (e-mail: gaoxiangemail@gmail.com).



Fig. 2. (a) Three-state PFD and timing controlled CP. (b) Conventional low-ripple CP implementation.

that this integrated version of a sampling-based PLL has a great noise advantage over a classical PLL, especially when the frequency division ratio N is large, i.e., when a high-frequency VCO is sub-sampled by a low-frequency Ref. In order to emphasize this fact, we prefer to use the name "sub-sampling" in our work. Note that the noise benefit comes from the high detection gain of a SSPD/CP, due to the high slew-rate of the VCO. On the other hand, a very high SSPD/CP gain makes full integration difficult (i.e., limited loop filter capacitance). Therefore, [9] used a pulsed CP to lower the gain. Unlike a conventional CP, the on-time of this pulsed CP does not depend on the phase-difference, but is constant. The phase information is in the sampled voltage and the function of the CP is (time-windowed) voltage to current conversion. We will show in Section II-B of this paper that this CP is inherently insensitive to mismatch, due to its amplitude controlled nature. The CP design can thus be largely simplified while still producing small ripple. Although the SSPD and the amplitude controlled CP have already been used in [9], they did not lead to a low spur level there. We will show that this is because the SSPD periodically disturbs the VCO operation during sampling, causing actually large VCO spurs. The VCO sampling spur mechanisms will be analyzed in Section III and design techniques will be proposed to mitigate them. Different from the CP, the SSPD disturbs the VCO without going through the LF and hence there is no tradeoff between low SSPD spur and large PLL bandwidth. As a result, very low reference spur can be achieved while using a high PLL bandwidth. In addition to low reference spur, the proposed design also achieves low in-band phase noise and jitter with low power because the divider noise is eliminated and the SSPD and CP noise is not multiplied by  $N^2$  in a SSPLL [9]. Circuit implementation consideration will be presented in Section IV. Section V presents the experimental results and Section VI gives conclusions.

## II. SPUR DUE TO CHARGE PUMP

We will now first discuss the conventional CP and then the amplitude-controlled CP for the SSPLL, to explain why the latter is beneficial in terms of output current ripple generation.

#### A. Conventional CP

In PLL designs, the phase frequency detector (PFD) and CP as shown in Fig. 2(a) is often used. During operation, the PFD compares the phase of the divided-down VCO to the phase of Ref and generates two signals UP and DN to control the CP. It converts the VCO phase error into the on-time difference  $\tau_{\rm UP} - \tau_{\rm DN}$  between the CP up-current source  $I_{\rm UP}$  and down-current source  $I_{\rm DN}$ . In this conventional CP,  $I_{\rm UP}$  and  $I_{\rm DN}$  have a variable on-time but a constant amplitude fixed by biasing. When the PLL is phase locked, the net charge provided by the CP should be zero. To maintain the steady-state locking condition, the following equation must be satisfied:

$$I_{\rm UP} \cdot \tau_{\rm UP} = I_{\rm DN} \cdot \tau_{\rm DN}.$$
 (1)

In case there is mismatch between the amplitudes of  $I_{\rm UP}$  and  $I_{\rm DN}$ , we have  $I_{\rm UP} \neq I_{\rm DN}$  and  $\tau_{\rm UP} \neq \tau_{\rm DN}$ . One of the CP current sources thus has to be on for a longer time in order to satisfy (1). This causes CP output current ripple as shown in Fig. 2(a), which is then converted to ripple on the VCO control voltage by the LF. If  $i_{\rm CP, fref}$  is the amplitude of the fundamental component of the CP output current ripple, the corresponding VCO reference spur SP<sub>fref,CP</sub> can be calculated as [1]

$$SP_{\text{fref},CP} = 20 \log \frac{i_{CP,\text{fref}} \cdot |F_{LF}(j2\pi \cdot f_{ref})| \cdot \frac{K_{VCO}}{2\pi}}{2f_{ref}} \quad (2)$$



Fig. 3. (a) SSPD and amplitude-controlled CP. (b) Proposed low-ripple CP implementation.

where  $F_{\text{LF}}(s)$  is the LF transimpedance transfer function and  $K_{\text{VCO}}$  is the VCO analog tuning gain in rad/V. When the oftenused second-order *RC* filter as in Fig. 2(b) is used, we have

$$F_{\rm LF}(s) = \frac{1}{(C_1 + C_2)s} \cdot \frac{1 + R_1 C_1 s}{1 + R_1 \cdot \frac{C_1 C_2}{C_1 + C_2} \cdot s}$$
$$= \frac{1}{(C_1 + C_2)s} \cdot \frac{1 + \frac{s}{2\pi f_{\rm zero}}}{1 + \frac{s}{2\pi f_{\rm pole}}} \tag{3}$$

where  $f_{\text{zero}} = 1/2\pi R_1 C_1$  and  $f_{\text{pole}} = 1/(2\pi R_1 C_1 C_2/(C_1 + C_2))$  are the LF zero and pole frequencies.

In most designs, we have  $f_{\text{zero}} < f_{\text{pole}} \ll f_{\text{ref}}$  and  $C_1 \gg C_2$ . The VCO spur can then be approximated using (2) and (3) as

$$SP_{fref,CP} \approx 20 \log \frac{i_{CP,fref} \cdot R_1 \cdot K_{VCO}}{4\pi f_{ref}} + 20 \log \frac{f_{pole}}{f_{ref}}.$$
 (4)

Defining a CP feedback gain  $\beta_{\rm CP}$  as the gain from the VCO output to the CP output [9], the PLL open loop bandwidth  $f_{\rm BW}$  can be expressed as

$$f_{\rm BW} \approx \frac{\beta_{\rm CP} \cdot R_1 \cdot K_{\rm VCO}}{2\pi}.$$
 (5)

Substituting (5) into (4) yields

. .

$$\text{SP}_{\text{fref},\text{CP}} \approx 20 \log \frac{\left(\frac{f_{\text{pole}}}{f_{\text{BW}}}\right)}{2} + 20 \log \frac{i_{\text{CP},\text{fref}}}{\beta_{\text{CP}}} + 40 \log \frac{f_{\text{BW}}}{f_{\text{ref}}}.$$
(6)

Therefore to reduce the CP-induced VCO spur, we can: 1) adopt a small  $f_{\rm pole}/f_{\rm BW}$ , but it is often limited by the phase margin requirement; 2) use a large  $\beta_{\rm CP}$  or in other words use a small  $R_1 \cdot K_{\text{VCO}}$  for a given  $f_{\text{BW}}$ , but it increases filter capacitor area or reduces VCO analog tuning range; 3) reduce the CP output current ripple  $i_{CP, fref}$ ; 4) use a small loop-bandwidth-to-reference-frequency ratio  $f_{\rm BW}/f_{\rm ref}$  to have more ripple suppression. For a given  $f_{ref}$ , there is thus a tradeoff between low VCO spur and large  $f_{\rm BW}$ . For a given spur requirement, a CP design with lower ripple enables the use of a higher  $f_{\rm BW}$ , which is often desired as it offers faster settling time, and reduces on-chip loop filter area and sensitivity of the VCO to pulling. Fig. 2(b) shows a classical implementation of a low-ripple CP [8]. The current sources are implemented with cascoded transistors to boost the output impedance and improve matching. Another factor which also contributes to CP current ripple is the charge sharing between the parasitic capacitances at the current sources' drain nodes d1 and d2 and the LF capacitors if their voltages are not equal when they are connected during CP switching. The conventional CP in Fig. 2(b) uses a current-steering topology, where  $I_{\rm UP}$  and  $I_{\rm DN}$ are either connected to LF or dumped to  $V_{\text{dump}}$ . An operational amplifier acting as unity gain buffer sets  $V_{\text{dump}} = V_{\text{LF}}$ . In this way,  $I_{\rm UP}$  and  $I_{\rm DN}$  are kept on all the time and the voltages on d1 and d2 are kept constant during CP switching, thereby minimizing the LF-CP charge sharing

#### B. Low Spur CP Using Sub-Sampling

Fig. 3(a) shows the top-level schematic of the SSPD/CP [9]. During operation, the SSPD directly samples the high-frequency VCO with the low-frequency Ref without using a frequency divider. It detects the phase difference between the



Fig. 4. (a) Simple model for VCO sampling. (b) VCO sampling with dummy sampler.

VCO and the Ref sampling edge and converts it into a sampled voltage difference  $(V_{\text{sam+}} - V_{\text{sam-}})$ , which is then used to control the amplitude of  $I_{\text{UP}}$  and  $I_{\text{DN}}$ . A block Pulser generates a pulse *Pul*, non-overlapping with Ref, and switches on/off  $I_{\text{UP}}$  and  $I_{\text{DN}}$  simultaneously. This Pulser controls the CP gain and also functions as the slave track-and-hold for the VCO sampling. Therefore, in this CP,  $I_{\text{UP}}$  and  $I_{\text{DN}}$  have variable amplitudes but a constant on-time equal to the on-time of the Pulser output  $\tau_{\text{pul}}$ . Assuming ideal switching, the following equation must be satisfied to meet the steady-state locking condition of zero net CP output charge:

$$I_{\rm UP} \cdot \tau_{\rm pul} = I_{\rm DN} \cdot \tau_{\rm pul} \Rightarrow I_{\rm UP} = I_{\rm DN}.$$
 (7)

In other words,  $I_{\rm UP}$  and  $I_{\rm DN}$  must have equal amplitude and the  $I_{\rm UP}$  and  $I_{\rm DN}$  mismatch is eliminated in this CP.<sup>1</sup> Actually, there is always mismatch between  $I_{\rm UP}$  and  $I_{\rm DN}$  if they are implemented with MOS transistors. However, the SSPLL loop tunes  $V_{\rm sam+}$  and  $V_{\rm sam-}$  until the amplitudes of  $I_{\rm UP}$  and  $I_{\rm DN}$  match, by shifting the sampling/locking point away from the ideal point (VCO zero-crossing); see Fig. 3(a). So the mismatch between the current sources' transistors still causes static phase error as in a conventional CP, but here it does not generate CP output current ripple.

Fig. 3(b) shows the proposed low-ripple CP design which is much simpler than the conventional one in Fig. 2(b). Since  $I_{\rm UP}$ and  $I_{\rm DN}$  mismatch will be tuned out by the PLL loop, the current sources' output impedance is not an issue and single transistors are used, which saves voltage headroom. While the conventional CP needs a unity-gain buffer to keep  $V_{dump} = V_{LF}$  and minimize CP-LF charge sharing, we discovered that here this can be achieved by just connecting an extra capacitor  $C_{dump}$  to the current dumping node as explained below. In steady state, the net charge into the LF and  $C_{dump}$  should be both zero. Since  $I_{UP}$  and  $I_{DN}$  have equal on-time in both 'connected to LF' and 'connected to  $C_{dump}$ ' cases, they must also have equal amplitude in both cases. This condition is met only when  $V_{dump} = V_{LF}$  where the finite current source output impedance is actually the equalizing mechanism. When the drain nodes of the pMOS current source  $I_{UP}$  and nMOS current source  $I_{DN}$  are connected together, there is only one drain node voltage satisfying  $I_{UP} = I_{DN}$  due to the finite current-source output impedance.

# III. SPUR DUE TO VCO SAMPLING AND TECHNIQUES TO REDUCE IT

In the previous section, we have shown that the amplitudecontrolled CP in the SSPLL is inherently insensitive to mismatch and produces small ripple. In the design of [9], a CP based on the same principle was used. However, a rather poor -46 dBc reference spur was measured. Research shows that this is because the SSPD disturbs the VCO operation, via periodically changing the VCO capacitive load, charge injection from the sampling switch to the VCO and charge sharing between the VCO tank and the sampling capacitor. In the sub-sections below, we will analyze these VCO sampling spur mechanisms and propose techniques to suppress them. We will use a simplified diagram as shown in Fig. 4(a), where an ideal LC tank is directly sampled by Ref via a switch-and-capacitor SSPD. In the real design, a buffer will be added between the VCO and SSPD for isolation. To simplify the analysis and gain insights, we will firstly ignore the buffer and discuss the effect of the buffer later.

## A. BFSK Effect

For an ideal sampler, the sampling clock should be a Dirac pulse with an infinitesimal duration time. As this requires an unpractical virtually zero duty cycle clock, a practical sampler is

<sup>&</sup>lt;sup>1</sup>This assumes ideal current source switches. In practice, there is also mismatch between the switches. Due to the finite rise and fall time of *Pul*, this causes mismatch in  $I_{\rm UP}$  and  $I_{\rm DN}$  switch-on time and thus mismatch in  $I_{\rm UP}$ and  $I_{\rm DN}$  amplitudes. If this is the limiting factor for VCO spur, the Pulser and the two switches which acts as the slave track and hold for VCO sampling can be removed and instead a second switch-capacitor circuit can be added to the SSPD. The CP is then always connected to the LF and no switching is needed. However, we will see that the CP is not anymore the major spur source in this SSPL. It is therefore still beneficial to keep the Pulser as it simplifies the SSPD design and can be used to control the CP gain [9].



Fig. 5. (a) Schematic and timing diagram of inverter buffer, where  $V_{SP,inv}$  is the inverter switching point voltage. (b) Measured spur variations while tuning the position of Ref tracking edge via tuning  $V_{DC,in}$  from the design in [9].

usually implemented using a track-and-hold driven by a blockwaveform with more practical duty-cycle as in Fig. 4(a). When Ref turns on the switch, the sampling capacitor  $C_{\rm sam}$  is connected to the VCO and becomes part of the VCO loading. When Ref turns off the switch,  $C_{\rm sam}$  is disconnected and the VCO is not loaded by  $C_{\rm sam}$ . Therefore, the periodic switching of the sampler at frequency  $f_{\rm ref}$  modulates  $f_{\rm VCO}$  in a way similar to the case of binary frequency shift keying (BFSK) as shown in Fig. 4(a). Assuming  $C_{\rm sam} \ll C_{\rm tank}$ , the resulting VCO reference spur can be calculated as (see the Appendix)

$$SP_{\rm fref, BFSK} = 20 \log \left[ \sin(\pi \cdot D_{\rm ref}) \cdot \frac{N}{2\pi} \cdot \frac{C_{\rm sam}}{C_{\rm tank}} \right] \quad (8)$$

where  $D_{ref}$  is the Ref duty cycle. When there is a buffer between the VCO and SSPD as in [9],  $C_{sam}$  in (8) should be replaced by the effective capacitance change seen by the VCO due to Ref switching.

Equation (8) indicates that the BFSK effect induced reference spur varies with  $\sin(\pi \cdot D_{ref})$ , which is used here to verify whether it is the dominant spur source. In [9], inverters as shown in Fig. 5(a) are used to convert the sine wave crystal oscillator (XO) into a steep square wave Ref. Now, the XO output is DC biased to  $V_{DC,in}$  with an off-chip bias-T and  $D_{ref}$  can be tuned by tuning  $V_{DC,in}$ . Fig. 5(b) shows the measured reference spur variations of the design of [9] while tuning  $V_{DC,in}$ . The shape matches well with the simulated  $20 \log \sin(\pi \cdot D_{ref})$ . We can conclude here that the BFSK effect is the major cause of the poor reference spur in [9].

In order to suppress the BFSK effect, we propose to add a dummy sampler as displayed in Fig. 4(b). The dummy sampler is a copy of the existing sampler but is controlled by the inverted Ref. Due to the complementary switching of the sampler and its dummy, the VCO is always connected to one  $C_{\rm sam}$ . The VCO capacitive load thus does not change over time and the BFSK effect is compensated. In reality, this compensation is not perfect due to mismatch in the sampling capacitor  $\Delta C_{\rm sam}$ . Since the

value of  $\Delta C_{\text{sam}}$  is proportional to the square root of  $C_{\text{sam}}$ , (8) becomes

$$SP_{\rm fref,BFSK} = 20 \log \left[ \sin(\pi \cdot D_{\rm ref}) \cdot \frac{N}{2\pi} \cdot \frac{A_C \sqrt{2C_{\rm sam}}}{C_{\rm tank}} \right]$$
(9)

where  $A_C$  is a process constant describing the matching property of the sampling capacitor. The  $\sqrt{2}$  factor rises because it is the mismatch between two  $C_{\text{sam}}$ . It is thus desirable to have a small  $C_{\text{sam}}$  for a low spur level. However, a smaller  $C_{\text{sam}}$  means a larger  $kT/C_{\text{sam}}$  and more sampler noise [9]. There is thus a tradeoff between the spur level and the in-band phase noise due to the SSPD.

#### B. Charge Sharing/Injection

Apart from the BFSK effect, the VCO sampling activity also brings two other mechanisms which disturb the VCO operation, namely charge injection from the sampling switches to the VCO and charge sharing between the VCO and  $C_{\text{sam}}$ . While the former can be canceled by adding dummy switches[6], [7], the latter needs more effort to deal with. The VCO- $C_{sam}$ charge sharing occurs because the voltages on  $C_{sam}$  and the VCO tank capacitor may not be equal when they are connected at the switch-on moment, which can be explained using Fig. 6. Without loss of generality, we assume that the sampling switch is on when Ref is low and off when Ref is high (PMOS switches are used in the design for practical reasons). The Ref rising edge is then the sampling edge, i.e., the moment of switch-off where holding starts and voltage is sampled. The Ref falling edge is the tracking edge, i.e., the moment of switch-on where tracking starts. After the PLL achieves locking, the Ref sampling edge is aligned with a VCO zero-crossing. The voltage on  $C_{sam}$  at the switch-on moment is then well-defined and equal to the VCO DC voltage:  $V_{\text{sam.on!}} = V_{\text{VCO.DC}}$ , where the symbol "!" is used to stress the specific moment in time. In contrast, the voltage on the VCO tank capacitor at the switch-on moment  $V_{\rm VCO,on!}$  depends on the position



Fig. 6. Conceptual illustration of (a) the case of minimum charge sharing; (b) the case of maximum charge sharing; (c) amount of charge sharing when the relative position of the Ref falling edge and VCO zero-crossing changes.

of the Ref tracking edge which is ill-defined.<sup>2</sup> When the Ref tracking edge occurs at the VCO zero-crossings as shown in Fig. 6(a), we have  $V_{\rm VCO,on!} = V_{\rm sam,on!} = V_{\rm VCO,DC}$  and hence no VCO- $C_{\rm sam}$  charge sharing. When the Ref tracking edge occurs at the VCO peaks as shown in Fig. 6(b), we have  $V_{\rm VCO,on!} = V_{\rm sam,on!} - A_{\rm VCO}$  and maximum charge sharing. Using the simplified model in Fig. 4(a) and assuming  $C_{\rm sam} \ll C$ , the amount of charge sharing can be calculated as

$$\Delta q \approx (V_{\rm VCO,on!} - V_{\rm VCO,DC}) \cdot C_{\rm sam}$$
  
=  $A_{\rm VCO} \cos(2\pi f_{\rm VCO} \cdot \Delta t_{\rm track-VCO}) \cdot C_{\rm sam}$ . (10)

When the relative position of the Ref tracking edge and VCO zero-crossing  $\Delta t_{\text{track-VCO}}$  changes,  $\Delta q$  follows the VCO waveform and is periodic as shown in Fig. 6(c). Since more charge sharing means more disturbance to the VCO, qualitatively we can expect the VCO spur due to charge sharing to vary in a periodic pattern when we change  $\Delta t_{\text{track-VCO}}$ . This will be discussed further in the measurement part in Section V.

It is worth noting that, in contrast to the case with the CP, all the aforementioned SSPD spur mechanisms disturb the VCO without going through the PLL loop filter. In other words, the loop filter renders no filtering for the SSPD caused spur and there is no tradeoff between low (SSPD caused) spur and high PLL bandwidth.

#### C. Low Spur PLL Architecture

From the previous section, it is clear that if we can tune the Ref tracking edge such that it is also aligned to a VCO zerocrossing, there is ideally no VCO- $C_{sam}$  charge sharing. For the SSPLL, the timing of the Ref sampling edge is highly critical



Fig. 7. Schematic and timing diagram of the proposed duty-cycle-controlled Ref buffer.

while the tracking edge is hardly relevant. It is thus desired to leave the sampling edge alone while tuning the tracking edge. With the simple inverter Ref buffer in Fig. 5(a), the Ref falling edge can be tuned by tuning  $V_{DC,in}$  but it also changes the timing of the Ref rising edge. Fig. 7 shows a modified inverter buffer which can solve this problem. The inverter nMOS N1 is directly connected to XO as in a conventional inverter, while a timing control circuit (TCC) is inserted between the pMOS P1 and the XO. The TCC generates a narrow pulse  $V_{GP}$  from the XO and controls the gate of P1.  $\Delta t_1$  and  $\Delta t_2$  are set such that the time when  $V_{GP}$  is low (P1 conducts) and the time when XO is higher than the threshold of N1 (N1 conducts) is non-overlapping. In this way, the Ref rising edge is defined by XO via N1 while the Ref falling edge is independently defined by  $V_{GP}$  via

<sup>&</sup>lt;sup>2</sup>It is determined by the distance between the two Ref edges, i.e., determined by the Ref duty cycle which is uncontrolled at this stage.



Fig. 8. Block diagram of the low-spur PLL.

P1 (and the inverter thereafter). The Ref falling edge can then be tuned by tuning  $\Delta t_1$ , without affecting the Ref rising edge.

In order to align the Ref falling edge with the VCO zerocrossing, we also need a phase detector to detect the phase difference between them. The dummy sampler in Fig. 4(b) serves this purpose well since it operates in a complementary way and uses the Ref rising edge, i.e., Ref falling edge as its sampling edge. Fig. 8 shows the proposed low-spur PLL architecture. The core is a SSPLL similar to the one in [9]. It uses a SSPD that utilizes the Ref rising edge to sample the VCO and thus aligns the Ref rising with a VCO zero-crossing. On top of the SSPLL, a sub-sampling delay-locked loop (SSDLL) is added which uses the same SSPD/CP as the SSPLL, but its sampling clock  $\overline{\text{Ref}}$  is the inverse of Ref. A transmission gate compensates the inverter delay. The SSDLL thus uses the  $\overline{\text{Ref}}$  rising edge to sample the VCO and aligns the  $\overline{\text{Ref}}$  rising edge, i.e., the Ref falling edge to the VCO zero-crossing. Now, both the Ref rising and falling edges are aligned with the VCO zero-crossings and the condition for no VCO- $C_{sam}$  charge sharing is achieved. Moreover, the SSPD/CP in the SSDLL acts as a dummy for the SSPD/CP in the SSPLL which compensates the BFSK effect and cancels the charge injection from the sampling switches to the VCO. Therefore, all the three aforementioned SSPD-related spur mechanisms are largely suppressed. Since the SSDLL tuning only affects the timing of the Ref falling edge, which is the noncritical edge for the SSPLL, it will neither disturb the SSPLL operation nor add noise to the SSPLL output.

For simplicity, the above spur analysis assumed that the SSPD is directly connected to the VCO. In practice, buffers can be added between the SSPD and VCO to provide isolation. However, practical buffers have limited isolation due to e.g., parasitic capacitors. The SSPD will still disturb the VCO via parasitic paths and the insights developed for SSPD spur mechanisms in the case of no buffer remain useful design guidelines. The proposed techniques (dummy sampler, DLL tuning) provide extra spur reduction in addition to the use of buffering, and thus relax the buffering needs while achieving a certain spur level. This saves power as buffers running at  $f_{\rm VCO}$  are power consuming. In the design described here we do use a buffer (described in Section IV) in order to demonstrate very low spur. In [17] we



Fig. 9. Schematic of the VCO.

show a different design exploiting this power advantage to its maximum by removing buffering for isolation completely.

#### IV. DESIGN AND IMPLEMENTATION

#### A. VCO

Fig. 9 shows the schematic of the VCO. In order to make a direct comparison with [9] and demonstrate the effectiveness of the spur reduction techniques, the same VCO as in [9] is used, which is a tail-biased one with a double switch pair and an inductor of 9 nH.<sup>3</sup> The VCO has a 50 MHz/V analog tuning gain and a 3-bit digital controlled capacitor bank to increase the frequency range to overcome process spread. It consumes 1 mA from a 1.8 V supply.

## B. SSPD/CP With Pulser

Fig. 10 shows the schematic of the SSPD/CP with Pulser. Aiming at very low spur, a two-stage CML inverter is used as a buffer to isolate the VCO from the SSPD. The sampling capacitor in the SSPD has a value of 10 fF. A 2 k $\Omega$  passive resistance  $R_{sam}$  is added in series with the MOS switch on the

<sup>&</sup>lt;sup>3</sup>The inductor used here has a large value. To lower the spur level, a smaller coil could be used so that the tank capacitor can be larger which reduces the sensitivity of the VCO to the SSPD spur mechanisms.



Fig. 10. Schematic of the SSPD/CP with Pulser.

shared path of the SSDLL and SSPLL, which serves two purposes. Because  $C_{\rm sam}$  is charged and discharged by the MOS switch, the on-resistance of the MOS switch plays a role in the transient behavior. By setting the value of  $R_{\rm sam}$  to be larger than the on-resistance of the MOS switch, the overall on-resistance will be governed by  $R_{\rm sam}$ . Since  $R_{\rm sam}$  is shared, the mismatch between the on-resistance of the two SSPDs is reduced, leading to a better matching in the SSPD *RC* constant. Secondly, the sine-wave VCO becomes more like square wave after the CML buffer, which reduces the linear range of the SSPD. The added  $R_{\rm sam}$  together with  $C_{\rm sam}$  also forms a low-pass filter and brings the waveform back to sine-wave-like before it is sampled by the SSPD. Since the noise contribution of the SSPD is governed by kT/C, adding  $R_{\rm sam}$  will not increase the SSPD noise.

The CP consists of two stages. The first stage is a differential pair converting the sampled voltage into current and the second stage has been explained in Fig. 3(b). The CP up- and down-current sources are biased at 20  $\mu$ A. The current source switches use near minimum size and the dumping capacitor is set to 2.5 pF, to reduce the effect of clock feed-through and charge injection.

## C. SSDLL

The schematic of the SSDLL is displayed in Fig. 11. The tunable delay cell is implemented with a current starved inverter and its tuning range is designed to cover one VCO period with margin, which is enough for the SSDLL to align the Ref falling edge with a VCO zero-crossing. The rest of the Ref buffer has been shown in Fig. 7.



Fig. 11. Schematic of the SSDLL.

#### D. Settling Behavior

The overall architecture in Fig. 8 includes multiple loops: a SSPLL core loop, a FLL for frequency locking which consists of a divider, and a three-state PFD/CP with a built-in  $(-\pi, \pi)$  dead zone (DZ) [9], and a SSDLL for Ref duty cycle tuning. Since the SSDLL only tunes the Ref tracking edge, it will not affect the loop dynamics of the SSPLL. The delay of the DLL delay cell is set to the middle of its tuning range at start-up.

Fig. 12 shows the transient simulation results for the overall system. During frequency acquisition,  $f_{\rm VCO}$  is much different from  $N \cdot f_{\rm ref}$ . The FLL dominates the loop dynamic and charges up the loop filter. There are several noticeable regions where the FLL is doing nothing. That is because even though the frequency error is not yet zero, the instantaneous phase error can be smaller than  $\pi$  and falls inside the DZ. The CP in the FLL thus injects no current into the loop filter. Since there is still a frequency error, the phase error keeps accumulating until it becomes larger than  $\pi$  and falls outside the DZ. The FLL then takes action again. After the core SSPLL loop achieves locking, the frequency error



Fig. 12. Settling behavior of the overall system.



Fig. 13. Chip microphotograph.

is zero and the phase error is always small. The FLL stays quiet and injects nothing to the filter. The SSDLL settles later than the SSPLL since we set its bandwidth to be smaller than that of the SSPLL. For experimental purposes, the SSDLL tuning can be disabled from off-chip by connecting its filter capacitor to half supply instead of its CP.

## V. EXPERIMENTAL RESULTS

To verify the presented ideas, a 2.21 GHz SSPLL, according to Fig. 8, has been fabricated in a standard 0.18  $\mu$ m CMOS process and tested in a 24 pin Quad LLP package. Fig. 13 shows a die microphotograph, with an active area of 0.4  $\times$  0.5 mm<sup>2</sup>. All circuitry uses a 1.8 V battery supply, while separate supply domains provide isolation. The reference clock is derived from a low-noise 55.25 MHz crystal oscillator from Wenzel Associates. The crystal oscillator output is attenuated to 1.8 V<sub>pp</sub> and DC biased using a bias-T before it is fed into the chip.

The PLL core (excluding the 50  $\Omega$  buffer) consumes 3.8 mW, with less than 0.2 mW in the SSDLL. Fig. 14 shows the measured phase noise spectrum using an Agilent E5501B phase noise measurement setup. The in-band phase noise is -121 dBc/Hz at 200 kHz offset and out-of-band phase noise is -138 dBc/Hz at 20 MHz offset. Enabling the SSDLL does not increase the phase noise level. Compared with [9], the in-band phase noise is 5 dB higher, mainly because we used one more SSPD buffer stage and a 6x smaller  $C_{sam}$  in this design which helps reducing the spur level but raises the noise contribution of the SSPD and its buffer. According to the noise summary in Spectre RF Noise simulations, the reference clock (XO and buffer), the SSPD and its buffer, and the rest of the circuits contribute 30%, 55%, and 15% to the in-band phase noise at 200 kHz, respectively. Due to this higher in-band phase noise and a less optimally designed loop bandwidth, it also has a higher jitter than [9]: 0.3 ps<sub>rms</sub> integrating from 10 kHz to 100 MHz. However, the jitter/power figure-of-merit (FOM) [18] of this design is still competitive compared to the best low-jitter PLL designs we found in ISSCC and JSSC papers as shown in Fig. 15, even though our design is not optimized for jitter but for a low reference spur.<sup>4</sup>

In [10], we showed measurement results for reference spurs from 20 chips. Here we measured 20 additional chips for spurs at  $f_{\rm ref}$  (reference spur) as well as spurs at  $2f_{\rm ref}$  away from the VCO frequency with the SSDLL enabled. The results are shown in Fig. 16(a). The spurs at  $2f_{\rm ref}$  are actually a few dB higher than the spurs at  $f_{\rm ref}$ . That is because with the complementary switched dummy sampler added, the SSPD switching on/off activity is doubled. This does not affect the BFSK effect since  $f_{\rm VCO}$  still changes once every Ref period. However, the charge injection/sharing now happens twice every Ref period. Therefore, we can expect to see spurs at  $f_{\rm ref}$  as well as  $2f_{\rm ref}$ . From Fig. 16(a), we see that the worst sample has <-76 dBc at  $2f_{\rm ref}$ and <-80 dBc at  $f_{\rm ref}$ . The reference spur is thus >34 dB better

<sup>&</sup>lt;sup>4</sup>The reference spurs for the low-jitter PLL designs in [9] and [19]–[23] are either not reported or larger than -65 dBc. Therefore, they are not included in the reference spur comparison in Table I.



Baseband Noise using a Test Set

Fig. 14. Measured PLL phase noise.

TABLE I SSPLL PERFORMANCE SUMMARY AND COMPARISON WITH LOW SPUR PLL DESIGNS.

	This work	[2]	[3]	[5]	[6]*	[7]*	[24]	[25]
fout (GHz)	2.21	5.5	5.4	5.2	2.4	3.6	5.24	5.3
f <sub>ref</sub> (MHz)	55.25	43	10	10	12	50	13.33	20
f <sub>BW</sub> /f <sub>ref</sub>	1/20	1/540	1/400	1/50	1/12	1/50	1/66	1/333
Spur@fref/2fref	<-80/<-76	-69	-70	-69	-70	-74	-66	-74
(Sample #)	(#=20)	(#=1)	(#=1)	(#=1)	(#=4)	(#=1)	(#=1)	(#=1)
In-band phase	-121@	-88@	-63@	-76@	-103@	-98@	-95@	-79@
noise (dBc/Hz)	200kHz	40kHz	10kHz	20kHz	100kHz	100kHz	40kHz	10kHz
Power (mW)	3.8	23	13.5	19.8	39	110	56	36
Active area $(mm^2)$	0.20	?	0.49	0.64	<4.8	2.7	?	0.8
Technology	0.18-µm	0.25-µm	0.25-µm	0.18-µm	0.18-µm	0.18-µm	0.18-µm	0.18-µm
	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS

\*These two are Fractional-N PLLs. The numbers for [6] are measured in Integer-N mode.



Fig. 15. Jitter and power comparison between this work and other good FOM PLLs.

than [9]. The spectrum of the chip with the lowest spurs is shown in Fig. 17.

To investigate the effect of the SSDLL on the spur level, the VCO spurs have been measured with the SSDLL enabled and disabled while tuning the position of the Ref falling edge via changing  $V_{\text{DC,in}}$ . The result is shown in Fig. 16(b). When the

SSDLL is disabled, the spurs show a periodic pattern when the relative position of the Ref tracking edge and VCO zerocrossing is changed by  $T_{\rm VCO}$ <sup>5</sup>. Note that when the SSDLL is disabled by disconnecting its loop filter and the tunable delay cell, its SSPD still functions as the dummy for the SSPD of the SSPLL and helps to reduce the spur level. When the SSDLL is enabled, the spurs hardly change with  $V_{\rm DC,in}$  which indicates that the DLL tuning works. The DLL tuning has a larger effect on spur at  $f_{ref}$  than at  $2f_{ref}$  because it only tunes the Ref tracking edge which occurs once every Ref period. The spur level with the SSDLL enabled (corresponding to minimum charge sharing in theory) is not the lowest but close to the average. This can be explained if the charge sharing has comparable contribution as the other spur mechanisms. Depending on the relative position of the Ref falling edge and the VCO zero crossing, the sign of charge sharing can be positive or negative ( $C_{\rm sam}$  injects charge to or absorbs charge from the VCO; see Fig. 6). It thus may add up or cancel the other spur sources, thereby increasing or reducing the spur level. Although enabling the SSDLL does not

<sup>5</sup>In measurement, it is not possible to see how much the Ref tracking edge is shifted on-chip with a certain change in  $V_{\rm DC,in}$ . Simulation is thus used to estimate the shifts of Ref falling when  $V_{\rm DC,in}$  is tuned from 0.5 V to 0.6 V in Fig. 16(a). It can only be a coarse estimation as the measured sample is subject to PVT variations.



Fig. 16. (a) Spurs measured from 20 chips with SSDLL tuning enabled. (b) Measured spur variations while tuning the position of Ref tracking edge via tuning  $V_{\rm DC,in}$ .



Fig. 17. Spectrum of the chip with the lowest spurs in Fig. 16(a).

result in the lowest spur, it is still valuable as it improves the worst case spur. The improvement is limited in this case, but reduced variability is still valuable. The power and area overhead of having the DLL tuning is also small.

Table I summarizes the PLL performance and displays a comparison with other low-spur PLLs. This design has the lowest spur combined with lower in-band phase noise and power consumption. Note that we measured 20 samples and the low spur is achieved with a high  $f_{\rm BW}/f_{\rm ref}$  of 1/20. The measurement results in Fig. 16 suggest that the spur level is still limited by the SSPD, not the CP. The PLL bandwidth can thus be increased even further without increasing the spur level. When an even lower spur level is desired, more buffering or buffers with better isolation (than the two-stage CML buffer here) may be used to further isolate the VCO from the SSPD.

## VI. CONCLUSION

Design techniques to reduce the PLL reference spur have been proposed. By exploiting sub-sampling phase detection, the CP can be amplitude controlled and insensitive to mismatch. Low CP ripple can thus be achieved with a simple design. With the CP ripple reduced, the main source of VCO spur is the SSPD sampler which periodically disturbs the VCO operation via charge injection, charge sharing and frequency modulation due to a change in the VCO capacitive load. In contrast to the CP-induced spurs, the spur due to periodic sampling of the VCO is not related to the loop filter and there is thus no tradeoff between high loop bandwidth and low spur. Dummy samplers and isolation buffers are used to minimize the disturbance of the SSPD and the VCO. A duty-cycle-controlled reference buffer with DLL tuning is proposed to further reduce the worst case spur level. While using a high loop-bandwidth-to-reference-frequency ratio of 1/20, the reference spurs measured from 20 chips are <-80 dBc. Since the frequency divider noise is eliminated and the SSPD and CP noise is not multiplied by  $N^2$ , the sub-sampling-based PLL also has good phase noise performance. It achieves -121 dBc/Hz at 200 kHz in-band phase noise with only 3.8 mW power. The output jitter integrated from 10 kHz to 100 MHz is 0.3  $ps_{rms}$ .

# APPENDIX VCO SPUR DUE TO BFSK EFFECT

This Appendix aims at estimating the VCO spur level due to the SSPD BFSK effect. Due to the SSPD switching,  $f_{VCO}$  is time varying as shown in Fig. 4(a). The VCO waveform in this case can be expressed as

$$v_{\rm VCO}(t) = A_{\rm VCO} \cos\left[2\pi f_{\rm VCO,avg}t + \int 2\pi\Delta f_{\rm VCO}(t)dt\right]$$
(11)

where  $A_{\rm VCO}$  is the VCO amplitude and  $f_{\rm VCO,avg}$  is the average VCO frequency which is locked to  $N \cdot f_{\rm ref}$  by the PLL.  $\Delta f_{\rm VCO}(t)$  is the difference between the instantaneous VCO frequency and  $f_{\rm VCO,avg}$  and has the same shape as the Ref waveform. Using Fourier transform, the fundamental harmonic content of  $\Delta f_{\rm VCO}(t)$  can be calculated as

$$\Delta f_{\rm VCO}(t) = \frac{2}{\pi} \cdot \Delta f_{\rm VCO,pp} \cdot \sin(\pi \cdot D_{\rm ref}) \cdot \cos(2\pi f_{\rm ref}t)$$
(12)

where  $D_{\text{ref}}$  is the Ref duty cycle and  $\Delta f_{\text{VCO,pp}}$  is the peak-topeak amplitude of  $\Delta f_{\text{VCO}}(t)$ . Assuming  $C_{\text{sam}} \ll C_{\text{tank}}$ , we have

Z

$$\Delta f_{\rm VCO,pp} \approx \frac{C_{\rm sam}}{2C_{\rm tank}} \cdot f_{\rm VCO,avg}$$
$$= \frac{C_{\rm sam}}{2C_{\rm tank}} \cdot N \cdot f_{\rm ref}.$$
(13)

Substituting (12) and (13) into (11), the VCO spur at  $f_{\rm ref}$  offset, i.e., the VCO reference spur can be derived as

$$SP_{\rm fref,BFSK} = 20 \log \left[ \sin(\pi \cdot D_{\rm ref}) \cdot \frac{N}{2\pi} \cdot \frac{C_{\rm sam}}{C_{\rm tank}} \right].$$
(14)

#### ACKNOWLEDGMENT

The authors would like to thank A. Djabbari, K. Y. Wong, and B. Zhang for useful discussions, G. J. M. Wienk and H. de Vries for practical assistance, and X. Wang for impractical assistance.

#### REFERENCES

- C. S. Vaucher, Architectures for RF Frequency Synthesizers. Boston, MA: Kluwer, 2002.
- [2] C. M. Hung and K. O. Kenneth, "A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop," *IEEE J. Solid-State Circuits*, vol. 37, no. 4, pp. 521–525, Apr. 2002.
- [3] S. Pellerano, S. Levantino, C. Samori, and A. L. Lacaita, "A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 378–383, Feb. 2004.
- [4] S. L. J. Gierkink, "Low-spur, low-phase-noise clock multiplier based on a combination of PLL and recirculating DLL with dual-pulse ring oscillator and self-correcting charge pump," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2967–2976, Dec. 2008.
- [5] C.-F. Liang, S.-H. Chen, and S.-I. Liu, "A digital calibration technique for charge pumps in phase-locked systems," *IEEE J. Solid-State Circuits*, vol. 43, no. 2, pp. 390–398, Feb. 2008.
- [6] K. J. Wang, A. Swaminathan, and I. Galton, "Spurious tone suppression techniques applied to a wide-bandwidth 2.4 GHz fractional-N PLL," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2787–2797, Dec. 2008.
- [7] S. E. Meninger and M. H. Perrott, "A 1 MHz bandwidth 3.6 GHz 0.18 μm CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise," *IEEE J. Solid-State Circuits*, vol. 41, no. 4, pp. 966–980, Apr. 2006.
- [8] M. G. Johnson and E. L. Hudson, "A variable delay line PLL for CPU coprocessor synchronization," *IEEE J. Solid-State Circuits*, vol. 23, no. 10, pp. 1218–1223, Oct. 1988.
- [9] X. Gao, E. Klumperink, M. Bohsali, and B. Nauta, "A low-noise subsampling PLL in which divider noise is eliminated and PD/CP noise is not multiplied by N<sup>2</sup>," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3253–3263, Dec. 2009.
- [10] X. Gao, E. Klumperink, G. Socci, M. Bohsali, and B. Nauta, "Spurreduction techniques for PLLs using sub-sampling phase detection," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2010, pp. 474–475.
- [11] J. A. Crawford, Frequency Synthesizer Design Handbook. Boston, MA: Artech House, 1994.
- [12] V. F. Kroupa, Frequency Synthesis: Theory, Design and Applications. London, U. K.: Griffin, 1973.
- [13] K. V. Puglia, "Phase-locked DRO uses a sampling phase detector," *Microwaves RF*, pp. 103–111, Jul. 1993.
- [14] S. Desgrez, D. Langrez, M. Delmond, J.-C. Cayrou, and J.-L. Cazaux, "A new MMIC sampling phase detector design for space applications," *IEEE J. Solid-State Circuits*, vol. 38, no. 9, pp. 1438–1442, Sep. 2003.
- [15] S. B. Anand and B. Razavi, "A CMOS clock recovery circuit for 2.5-Gb/s NRZ data," *IEEE J. Solid-State Circuits*, vol. 36, no. 3, pp. 432–439, Mar. 2001.
- [16] P. C. Maulik and D. A. Mercer, "A DLL-based programmable clock multiplier in 0.18-μm CMOS with -70 dBc reference spur," *IEEE J. Solid-State Circuits*, vol. 42, no. 8, pp. 1642–1648, Aug. 2007.
- [17] X. Gao, E. Klumperink, G. Socci, M. Bohsali, and B. Nauta, "A 2.2 GHz sub-sampling PLL with 0.16  $ps_{rms}$  jitter and -125 dBc/Hz in-band phase noise at 700  $\mu$ W loop-components power," in *Symp. VLSI Circuits Dig.*, Jun. 2010, pp. 139–140.
- [18] X. Gao, E. Klumperink, and B. Nauta, "Jitter analysis and a benchmarking figure-of-merit for phase-locked loops," *IEEE Trans. Circuits Syst. II*, vol. 56, no. 2, pp. 117–121, Feb. 2009.
- [19] B. Helal, C.-M. Hsu, K. Johnson, and M. Perrott, "A low-jitter programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop," *IEEE J. Solid-State Circuits*, vol. 44, no. 5, pp. 1391–1400, May 2009.
- [20] J. Lee and H. Wang, "Study of subharmonically injection-locked PLLs," *IEEE J. Solid-State Circuits*, vol. 44, no. 5, pp. 1539–1553, May 2009.
- [21] R. C. H. van de Beek, C. S. Vaucher, D. M. W. Leenaerts, E. Klumperink, and B. Nauta, "A 2.5–10-GHz clock multiplier unit with 0.22-ps RMS jitter in standard 0.18-μm CMOS," *IEEE J. Solid-State Circuits*, vol. 39, no. 11, pp. 1862–1872, Nov. 2004.

- [22] C.-M. Hsu, M. Z. Straayer, and M. H. Perrott, "A low-noise, wide-BW 3.6 GHz digital ΔΣ fractional-N frequency synthesizer with a noiseshaping time-to-digital converter and quantization noise cancellation," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2776–2786, Dec. 2008.
- [23] R. Gu, A. Yee, Y. Xie, and W. Lee, "A 6.25 GHz 1 V LC-PLL in 0.13 μm CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2006, pp. 594–595.
- [24] P. Zhang, T. Nguyen, C. Lam, D. Gambetta, C. Soorapanth, B. Cheng, S. Hart, I. Sever, T. Bourdi, A. Tham, and B. Razavi, "A direct conversion CMOS transceiver for IEEE 802.11a WLANs," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2003, pp. 354–355.
- [25] C.-Y. Kuo, J.-Y. Chang, and S.-I. Liu, "A spur-reduction technique for a 5-GHz frequency synthesizer," *IEEE Trans. Circuits Syst. I*, vol. 53, no. 3, pp. 526–533, Mar. 2006.



Xiang Gao (S'07) was born in Zhejiang Province, China, in 1983. He received the B.E. degree (with honor) from the Zhejiang University, Hangzhou, China, in 2004 and the M.Sc. (*cum laude*) and Ph.D. (*cum laude*) degrees from the University of Twente, Enschede, The Netherlands, in 2006 and 2010, respectively, both in electrical engineering.

During summer 2007 and summer 2008, he was a visiting scholar in NS Labs, National Semiconductor, Santa Clara, CA. His research interests are RF and analog circuits in general and more specif-

ically in PLLs and DLLs.



Eric A. M. Klumperink (M'98–SM'06) received the B.Sc. degree from HTS, Enschede, The Netherlands, in 1982. After a short period in industry, he joined the Faculty of Electrical Engineering of the University of Twente (UT) in Enschede in 1984, participating in analog CMOS circuit design and research. This resulted in several publications and a Ph.D. thesis, in 1997 ("Transconductance Based CMOS Circuits").

In 1998, Eric started as an Assistant Professor at the IC-Design Laboratory which participates in the

MESA+Research Institute at the UT. His research focus changed to RF CMOS circuits for wireless and wireline communication. In 2001, he had a sabbatical at the Ruhr Universitaet in Bochum Germany, in the group of Prof. U. Langmann and prof. H.M. Rein. Since 2006, he is an Associate Professor at the IC-Design Laboratory, participating in the CTIT Research Institute at the UT. He is guiding several Ph.D. and M.Sc. projects in RF CMOS research, often in co-operation with industry, while also teaching Analog and RF IC Electronics courses. He leads research projects on software-defined radio, cognitive radio and beamforming.

During 2006 and 2007, Dr. Klumperink served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II, and during 2008 and 2009 for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I. He holds several patents, has coauthored more than 100 international refereed journal and conference papers, and is a corecipient of the ISSCC 2002 and the ISSCC 2009 Van Vessem Outstanding Paper Award.



**Gerard Socci** (M'85) received the B.E. degree in electrical engineering from the State University of New York at Stony Brook in 1979 and the M.E. degree in electrical engineering from the University of California at Berkeley in 1981.

He is currently with National Semiconductor, Santa Clara, CA. His research interests include signal processing and communications systems design.



**Mounir Bohsali** (S'01) received the B.S. degree in computer engineering from North Carolina State University, Raleigh, in 2001, and the M.S. and Ph.D. degrees in electrical engineering from the University of California at Berkeley in 2004 and 2008, respectively.

He is currently with National Semiconductor, Santa Clara, CA. His research interests include the design of microwave CMOS power amplifiers and modeling of microwave passive structures as well as the design of low-noise PLLs.



**Bram Nauta** (M'91–SM'03–F'08) received the M.Sc degree (*cum laude*) in electrical engineering from the University of Twente, Enschede, The Netherlands, in 1987. In 1991, he received the Ph.D. degree from the same university on the subject of analog CMOS filters for very high frequencies.

In 1991, he joined the Mixed-Signal Circuits and Systems Department of Philips Research, Eindhoven, The Netherlands, where he worked on high-speed AD converters and analog key modules. In 1998, he returned to the University of Twente, as

full Professor heading the IC Design group, which is part of the CTIT Research Institute. His current research interest is high-speed analog CMOS circuits. He is also a part-time consultant in industry, and in 2001 he cofounded Chip Design Works. His Ph.D. thesis was published as a book: *Analog CMOS Filters for Very High Frequencies* (Springer, 1993), and he received the Shell Study Tour Award for his Ph.D. work.

From 1997 until 1999 he served as Associate Editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II, ANALOG AND DIGITAL SIGNAL PROCESSING. After this, he served as Guest Editor, Associate Editor (2001–2006), and from 2007 to 2010 as Editor-in-Chief for the IEEE JOURNAL OF SOLID-STATE CIRCUITS. He is also a member of the technical program committees of the IEEE International Solid State Circuits Conference (ISSCC), the European Solid State Circuits Conference (ESSCIRC), and the Symposium on VLSI circuits. He is a corecipient of the ISSCC 2002 and the ISSCC 2009 Van Vessem Outstanding Paper Award, and an elected member of IEEE SSCS AdCom.