Improving Receiver Close-in Blocker Tolerance by Base-band $G_m - C$ Notch-Filtering

Mohammed Abdulaziz¹, Eric Klumperink², Bram Nauta², Henrik Sjöland³

¹Chalmers University of Technology, Sweden ²University of Twente, The Netherlands ³Lund University, Sweden

Abstract—This paper presents a receiver front-end with improved blocker handling implemented in a 65 nm CMOS technology. Since close-in blockers are challenging to reject at RF, the receiver features a base-band notch-filter, which effectively sinks close-in blocker current directly from the output of an LNTA and passive mixer structure. The notch-filter frequency can be tuned to match the blocker offset frequency, and measurements indicate a significant improvement in the overall front-end interference robustness, while sensitivity remains unaffected. To optimize notch performance the base-band impedance is analyzed in detail. The front-end RF range is 750 MHz to 3 GHz with an RF channel bandwidth of 20 MHz corresponding to 10 MHz base-band bandwidth. The notch frequency is programmable from 16 MHz, which is less than one octave from the channel edge, up to 160 MHz. The gain-compression improvement is up to 9 dB, while IIP2 can be increased by more than 26 dB without calibration and IIP3 is 1 dBm. The current overhead for the notch function is between 7.5 mA and 30 mA, but it only exists under strong blocker conditions as the notch-filter can be switched off if strong blockers are absent. The total front-end current consumption excluding the notch-filter varies with LO frequency from 31 mA to 44 mA from a 1.2 V supply.

Keywords—Interference robustness, blocker rejection, Notch filter, compression point, linearity, Gm-C filter, CMOS technology, linearization.

I. INTRODUCTION

Interference robustness of radio receivers is an increasing worry, as the amount of wireless devices increases and strong interference is more likely to occur. Furthermore, communication standards such as LTE-advanced push for ever higher data rates [1], [2], leading to reduced guard bands for filtering. Higher data rates necessitate channel bandwidth increase, while the blocker frequency offsets do not increase. Introducing carrier aggregation increases the bandwidth even further. All these trends make blocker handling more tough.

Extensive research efforts have been made to improve receiver front-end blocker handling, and even realize SAW-less CMOS receivers, e.g. [3]–[5]. The focus in these works was on improving the RF part, while the base-band (BB) bandwidth is considerably smaller than the blocker offset. It is then easier to perform BB filtering, and the key bottleneck is linearity of the RF part. However, with the expansion of

The authors would like to thank ST-Microelectronics for donation of 65nm CMOS circuits.

This work is a result of a research visit of the first author to the University of Twente, Netherlands when the first author was employed by Lund University. The authors are with Chalmers University of Technology - Sweden, University of Twente - The Netherlands and Lund University - Sweden (e-mail: mohammed.abdulaziz@chalmers.se)

Copyright (c) 2017 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending an email to pubs-permissions@ieee.org

Fig. 1: Signal Spectrum before and after the Low Pass Filter (LPF) of (a) a traditional narrow BB bandwidth receiver and (b) a wide BB bandwidth receiver with small frequency offset to blocker.

channel bandwidth, the blocker signals are less rejected at the BB filter output, as the ratio of blocker offset frequency and BB bandwidth is reduced, leading to less filter attenuation for the same filter order (see Fig. 1). As the residual blocker signal at BB is stronger now, BB output gain compression becomes a bottleneck. For example in LTE for frequency division duplex (FDD) systems, an important scenario of the handset is at the cell edge where a very weak signal should be received while the transmitter is at full power. Due to the limited duplex isolation, the self-interference at the front-end input could be as large as -20 dBm and as close as 30 MHz from the desired received signal with a maximum of 20 MHz RF-channel bandwidth (10 MHz BB bandwidth) [1]. To illustrate the problem, assume a 50 dB of front-end gain and a 10 MHz BB first order low-pass filter, which would amplify a -20 dBm blocker signal at 100 MHz offset by 30 dB. Assuming 50 Ω , 63 mVpk-pk is amplified to 2 Vpk-pk at the output, which would be hard-clipped by the amplifier to a typical 1.2 V supply. Moreover, although the low frequency second order intermodulation (IM2) caused by the low noise amplifier (LNA) is filtered by the DC blocking capacitors, mismatch in the mixer and BB low-pass filter devices still pose a limit on the second order intercept point (IIP2) of the front-end. The

Fig. 3: Front-end with a notch filter.

Fig. 4: Architecture of the proposed receiver front-end.

by AND gates. The notch filter is implemented using a tunable differential active inductor (gyrator and tunable capacitor) in series with capacitors. The TIA used in this work is similar to the one proposed in [18]. The notch frequency is tuned based on knowledge of the blocker. In FDD systems the TX leakage offset is known and therefore the settings to tune notch frequency can be easily applied for highest blocker rejection.

A. Notch filter implementation

Around the notch frequency, a down-converted blocker is shunted to ground. As the blocker current is directed into the notch filter, rather than the TIA, this helps overcome the fundamental voltage headroom limitation in advanced CMOS processes. This enables higher in-band gain and increased out-of-band blocker resilience. This is in contrast to increasing the low pass filter order in the BB, which would result in tough linearity requirements to avoid filter internal node clipping, as the filter would then need to handle large signal current levels and at the same time have increased quality factors of the poles. Moreover, the in-band and band-edge linearity remains similar as the gain from increased filter order results in limited filtering at such small frequency offsets.

The active inductor schematic is shown in Fig. 5. Digitally switched transconductance cells allow for tuning the effective overall inductance. Each cell has $G_{m-unit} = g_m$, as shown in

Fig. 5b. The number of transconductance cells to be activated depends on the level of blocker current, which is to be sunk by G_{m2} . The inductance (L_{gyr}), series resistance (R_{gyr}) and the notch frequency (ω_{gyr}) in Fig. 4 are given by

$$L_{gyr} \approx \frac{C_{gyr}}{G_{m1}G_{m2}} \quad (1)$$

$$R_{gyr} \approx 2 \frac{G_{o1} + G_{o2}}{G_{m1}G_{m2}} \quad (2)$$

$$\omega_{gyr} \approx \sqrt{\frac{G_{m1}G_{m2}}{C_{gyr}C_{notch}}} \quad (3)$$

where G_{o1} and G_{o2} are the output conductances of the G_{m1} and G_{m2} stages in the gyrator. The current coming from the LNTA takes the most low-ohmic path, which means that the sunk blocker current is maximized when the TIA is high-ohmic (peak in Z_{IF}) at the blocker frequency, while the notch filter is low-ohmic (at its resonance frequency ω_{gyr}). The maximum notch depth thus occurs when the peaking frequency (ω_{IFmax}) of the TIA and ω_{gyr} in (3) are equal, which can be achieved by e.g. scaling C_{gyr} and C_{notch} . The notch depth can then be approximated as the ratio of BB peak impedance Z_{IFmax} (17) and R_{gyr} (2):

$$Notch\ depth_{max} \approx \left(Z_{IFmax} \right)_{TIA} \times \left(\frac{G_{m1}G_{m2}}{2(G_{o1} + G_{o2})} \right)_{gyr}$$

if

$$\left(\omega_{IFmax} \right)_{TIA} \approx \left(\frac{G_{m1}G_{m2}}{C_{gyr}C_{notch}} \right)_{gyr} \quad (4)$$

As seen in (4), to improve the notch depth, G_{o}^{gyr} must be reduced, which will reduce the gyrator series resistance R_{gyr} . The operational transconductance amplifier (OTA) of choice is the Nauta cell [22] (see Fig. 5c). This choice is more fundamentally motivated in [23], where the inverter is shown to belong to a class of circuits that achieves maximum normalized signal to noise ratio, which can be related to spurious free dynamic range per power. To reduce G_{o}^{gyr} the inverter devices are made approximately seven times longer than the minimum allowed feature size of the technology. The notch frequency is controlled by C_{gyr} , while the increasing of G_{m2}^{gyr} is needed only to sink large blocker current. The notch depth can also be increased if Z_{IFmax} is at the notch frequency. The TIA is therefore loaded with a tunable capacitor (C_{TIA}) for Z_{IF} peak tuning, see Fig. 4. A practical approach could be to tune Z_{IF} by means of the OTA bias current. In this work, however, we avoided tuning the bias current and instead loaded the TIA with a programmable capacitor. In this way we could maintain a high performance TIA also when the notch was turned off, to perform a more fair performance comparison. Tuning the impedance using the load capacitance results in reduced loop gain, but the linearity performance is still improved since the increased notch depth diverts more blocker current from the main path.

For an optimal design of the front-end, the input impedance ratio of the TIA and the notch filter needs to be evaluated, see (4). In subsection II-B detailed analysis of the input impedance

Fig. 5: Tunable active inductor realization.

is therefore presented together with guidelines on improving the notch depth.

B. BB Impedance Peaking and Notch Filter Optimization

The widely used feedback-based TIA comprised of a two-stage OTA is studied in this section. The results, however, can be used for simpler single-stage OTA implementations as well. Detailed analysis and approximate expressions are presented to provide more insight on both BB design in general and the selection of TIA design parameters.

A capacitor C_{IF} is often connected from the TIA input to ground, forcing Z_{IF} to be low at higher frequencies. While this looks good at first, it is of limited use for close-in blockers and for linearity at frequencies in-band, at the band-edge and close out-of-band. The reason is that a larger capacitor value heavily limits the loop gain of the TIA at these frequencies, and therefore the linearity at the band-edge and out-of-band is compromised. Moreover, the chip area of such capacitors increases cost. Even if a large value of C_{IF} is acceptable, it still introduces a rather limited filter attenuation. Furthermore, during the design phase, careful simulations are required to choose safe C_{IF} values for TIA stability. In the transition band of the low-pass BB filter, blockers will still experience high gain or cause distortion and even clipping at the output.

The behaviour in the transition band can be modelled with the peaking of Z_{IF} (see Fig. 2b). A two stage OTA is frequently used in the TIA to ensure low in-band Z_{IF} and high linearity. The OTA can then be modeled by two g_m stages, each loaded with a resistor (r_o) in parallel with a capacitor (c_o), see the model in Fig. 6. Typically, $c_{o1} \gg c_{o2}$, modeling the pole separation realized by the implemented frequency compensation such as Miller, feed forward or any other compensation technique used. The TIA is designed such that the dominant open loop pole $(c_{o1}r_{o1})^{-1}$ is approximately equal to or higher than the TIA closed-loop pole $(C_f R_f)^{-1}$ realized by the feedback network (10 MHz in this case), to ensure flat Z_{IF} in-band. To ensure high linearity and avoid high voltage swings at the BB input and the LNTA output, the peak value of Z_{IF} and its frequency is of interest for design

Fig. 6: A model of the TIA using a two-stage OTA.

insight. From the TIA model in Fig. 6, Z_{IF} is calculated as

$$Z_{IF} = \frac{Z_{C_{IF}}(Z_f + Z_{o2})}{Z_f + Z_{o2} + Z_{C_{IF}}(1 + g_{m1}g_{m2}Z_{o1}Z_{o2})} \quad (5)$$

First the behaviour of Z_{IF} at low frequency is investigated. Considering only resistive impedances, the value of Z_{IF} at low frequencies can be approximated to that at DC (assuming $Z_{o1} = r_{o1}$, $Z_{o2} = r_{o2}$ and $g_{m1}g_{m2}r_{o1}r_{o2} \gg 1$):

$$Z_{IFDC} \approx \frac{R_f + r_{o2}}{g_{m1}g_{m2}r_{o1}r_{o2}} \quad (6)$$

As can be seen in (6) the low frequency in-band impedance Z_{IFDC} is inversely proportional to the OTA voltage gain. Therefore maximizing the voltage gain is required to ensure low impedance. In this work the targeted TIA DC input impedance is 6.5Ω.

The high frequency behaviour of Z_{IF} is then investigated assuming a large C_{IF} . As can be seen in (5), as $Z_{C_{IF}}$ becomes small at very high frequencies ($C_{IF} \gg c_{o1}, c_{o2}, C_f$) then Z_{IF} reduces to $Z_{C_{IF}}$. Z_{IF} is thus low both at low frequencies (6) and at high frequencies $Z_{IF} \approx Z_{C_{IF}}$. At increasing intermediate frequencies, however, Z_{IF} first increases as the loop gain rolls off due to limited amplifier bandwidth, but at higher frequencies $Z_{C_{IF}}$ starts dominating causing Z_{IF} to decay again, see Fig. 2b. A study of Z_{IF} at the intermediate frequencies is necessary, since blockers are not much attenuated there and are hence most problematic.

TABLE I: TIA model parameters

Parameter	Value	Unit
C_{IF}	1 to 100	pF
R_f	5000	Ω
C_f	3	pF
r_{o1}	1600	Ω
r_{o2}	1600	Ω
c_{o1}	5	pF
c_{o2}	0.1 to 100	pF
g_{m1}	20	mS
g_{m2}	20	mS

TABLE II: Notch filter model parameters

Parameter	Value	Unit
C_{notch}	40	pF
C_{gyr}	4 to 40	pF
G_{m-unit}	4	mS
G_{o-unit}	0.092	mS
G_{m1}	G_{m-unit} to $2G_{m-unit}$	mS
G_{m2}	G_{m-unit} to $6G_{m-unit}$	mS

Analyzing (5) in detail, poles and zero frequencies were derived. The zero frequencies are given by

$$Z_{1,Z_{IF}} = -\frac{1}{r_{o1}c_{o1}} \quad (7)$$

$$Z_{2,Z_{IF}} = -\frac{1}{R_f \parallel r_{o2}(C_f + c_{o2})} \quad (8)$$

The first pole frequency is given by

$$P_{1,Z_{IF}} \approx -\frac{1}{R_f C_f} \quad (9)$$

and the next two complex conjugate poles frequencies are

$$P_{2\&3,Z_{IF}} \approx -\frac{1}{2R_f C_f} - \frac{1}{2r_{o2} C_f} - \frac{1}{2r_{o2} C_{IF}} - \frac{1}{2r_{o1} c_{o1}} \pm i \frac{\sqrt{A_v}}{\sqrt{r_{o1} r_{o2} c_{o1} C_{IF}}} \quad (10)$$

where A_v is the DC voltage gain of the OTA, given by

$$A_v = g_{m1} g_{m2} r_{o1} r_{o2} \quad (11)$$

A pole in Z_{IF} results in impedance roll off and therefore helps to reduce the impedance at higher frequencies while a zero in Z_{IF} instead causes an increase in the impedance magnitude. It can be seen in (7-11) that the first zero frequency (9) is at the OTA's open loop dominant pole frequency, which indicates that the 3dB bandwidth of the OTA should be maximized for a flat in-band impedance if $Z_{2,Z_{IF}} \geq P_{1,Z_{IF}}$. This condition is becoming increasingly difficult to meet for new wide-band communication standards, but in general it is beneficial to minimize the distance between (7) and (9), which can be achieved using a more efficient frequency compensation (e.g. [24], [25]).

As a case study, the TIA modeled in Fig.6 is assumed to have the parameters provided in TABLE I. Those values are based on the OTA implemented in this front-end, with inverter based first and second stages. It is important to note, however, that the technique is not limited to that particular design, and that designs with other OTA characteristics could equally well

be used. The effect of C_{IF} was investigated by sweeping its value and studying Z_{IF} . Fig.7 shows the pole-zero map with C_{IF} swept from 1pF to 100 pF. As expected the zero frequencies in (7) and (8) as well as the pole frequency in (9) remain unchanged, while the complex conjugate poles in (10) are reduced as C_{IF} increases. The Q -factor of the poles also decreases, indicating reduction in peak magnitude of Z_{IF} as C_{IF} increases. This is verified in Fig.8a where the magnitude of Z_{IF} is plotted, where C_{IF} is swept from 20 pF to 100 pF while $c_{o2} = 0.1$ pF and other parameters are according to TABLE I.

The peak magnitude of Z_{IF} (Z_{IFmax}) and its frequency (ω_{IFmax}) in Fig.8a reduce as C_{IF} increases. This behaviour is often exploited to reduce the blocker voltage, but this has disadvantages like reduced loop gain in the TIA (degrading its distortion) and the required very high capacitance. In our example, the size of C_{IF} needed for 16 dB blocker gain reduction without using the notch at 50 MHz offset would be 3.2 nF, which takes $800\mu\text{m} \times 800\mu\text{m}$ chip area in the technology in use. Instead, we propose here to exploit the peaking in Z_{IF} to improve notch filter efficiency. To tune the frequency of Z_{IFmax} , we will exploit c_{o1} or c_{o2} to imitate a slower OTA, as illustrated in Fig.8b. The minimum frequency difference results in maximum notch depth at such frequency given that $Z_{IFmax} \gg R_{gyr}$. The value of c_{o2} is chosen to maintain the pole-zero pairing in (7) and (9) and achieve high impedance peaking at lower frequency offset as shown in Fig.8b.

The notch filter design parameters used in this work are shown in TABLE II. To evaluate the effectiveness of the notch filter, Z_{IF} of the TIA is simulated. Setting $C_{IF} = 40$ pF and $c_{o2} = 10$ pF, while for the notch filter all g_m cells are activated and $C_{gyr} = 10$ pF results in a notch frequency as well as a peaking frequency of 110 MHz. The frequency response of the modeled TIA with and without the notch filter are plotted in Fig.9a, while the input impedance is shown in Fig.9b. The difference in impedance is 29.5 dB, which is similar to the notch depth in the overall TIA response, confirming that the impedance ratio is indeed relevant.

In order to improve the notch depth, and achieve an optimal notch-TIA co-design, an estimation of the peak frequency and impedance levels is needed. Therefore, further investigations of Z_{IF} behaviour at different frequency offsets are performed. The second zero frequency in (8) causes further peaking in Z_{IF} . The complex conjugate poles in (10) limit the peaking and force the impedance to roll off again. Looking at (7) and (8), peak Z_{IF} tuning can also be performed through c_{o1} and c_{o2} . To increase the notch depth such tuning should also move Z_{IFmax} to lower frequency offsets. Hence it is useful to evaluate the effect of different Z_{IF} tuning possibilities.

Finding accurate yet simple approximations for Z_{IFmax} and ω_{IFmax} is desirable to effectively co-design the notch filter and the TIA. Attempts in finding equations for Z_{IFmax} and the peaking frequency ω_{IFmax} unfortunately resulted in excessively large expressions providing very limited insight. An intuitive approach is therefore used instead. Assuming by design that the pole frequency in (9) is close to that of the zero in (7), this pole-zero cancelation results in constant impedance

Fig. 7: Pole-zero map of Z_{IF} for different values of C_{IF} .

Fig. 8: Z_{IF} peaking for different values of (a) C_{IF} and (b) c_{o2} (notch filter is not applied).

in-band. What is left are the complex conjugate poles given by (10) and the zero given by (8). From the modeled TIA pole-zero map in Fig. 7, the peaking frequency ω_{IFmax} can be estimated. Noticing the Y-axis scale in Fig. 7, the two complex conjugate poles have a high Q , suggesting a large magnitude of Z_{IFmax} . If the effect of the first pole-zero pair in (9, 7) can be safely neglected (i.e. by design they have small frequency offset), Z_{IF} is approximated to have the form

$$Z_{IFapprox} \approx K \frac{s + \omega_z}{s^2 + \frac{\omega_o}{Q}s + \omega_o^2} \quad (12)$$

where ω_z is the zero frequency given by (8), Q and ω_o are the quality factor and frequency of the poles in (10) and K is a scaling factor. The approximation of Z_{IF} in (12) can also

Fig. 9: Demonstration of the beneficial effect of the notch filter and its relation to impedance ratio: (a) overall transfer function; (b) BB impedances; the impedance ratio correlates with notch depth.

Fig. 10: Z_{IF} Full model (5) vs. approximation (13) for two C_{IF} settings.

be rewritten as

$$Z_{IFapprox} \approx K \frac{s + Z_2^{Z_{IF}}}{s^2 + (P_2^{Z_{IF}} + P_3^{Z_{IF}})s + (P_2^{Z_{IF}} P_3^{Z_{IF}})} \quad (13)$$

The accuracy of $Z_{IFapprox}$ was compared to (5) for the modeled TIA, for $C_{IF} = 10$ pF and $C_{IF} = 100$ pF, see Fig. 10. As can be seen, the approximation predicts ω_{IFmax} . The deviation of the magnitude from Z_{IFmax} is due to neglecting the effect of the low frequency pole-zero pair. The approximation of ω_{IFmax} becomes

$$\omega_{IFmax} \approx \sqrt{\left(-\frac{1}{2R_f C_f} - \frac{1}{2r_{o2} C_f} - \frac{1}{2r_{o2} C_{IF}} - \frac{1}{2r_{o1} c_{o1}}\right)^2 + \frac{g_{m1} g_{m2}}{c_{o1} C_{IF}}} \quad (14)$$

for values of g_{m1} and g_{m2} much larger than $1/r_{o1}$ and $1/r_{o2}$, (14) is further simplified to

$$\omega_{IFmax} \approx \sqrt{\frac{g_{m1} g_{m2}}{c_{o1} C_{IF}}} \quad (15)$$

Decreasing the Q of $P_2^{Z_{IF}}$ and $P_3^{Z_{IF}}$, i.e. the ratio of the imaginary and real part, results in reduced Z_{IF} peaking. As can be seen in (10) this can be accomplished by increasing C_{IF} or decreasing the output resistances r_o of the OTA stages. This is shown in Fig. 7, where C_{IF} is varied from 1 pF to 100 pF. Reducing r_o directly impacts the performance of the OTA and is therefore not desirable. Increased g_m helps restoring

the impedance at the cost of increased current consumption. In this work, however, increased peaking aids the notch filter efficiency and increasing g_m is not necessary.

The accurate expression of Z_{IFmax} is rather complex and gives little insight into the design trade-offs, but a more intuitive estimate can be made. Using (6) the magnitude of Z_{IFDC} can be found. The complex conjugate poles in (10) will then cause the impedance at ω_{IFmax} to increase from Z_{IFDC} by a factor approximately equal to their Q -factor [26]. The effect of the zero in (10) is a further increase in impedance by the ratio $(\frac{\omega_o}{\omega_z})$. Therefore Z_{IFmax} can be approximated by

$$Z_{IFmax} \approx \frac{\omega_o}{\omega_z} Z_{IFDC} Q \quad (16)$$

where Q is calculated as the ratio of the imaginary and real part of (10). The expressions for Z_{IFmax} and its frequency ω_{IFmax} are given by (17)

To verify validity of the approximations, the TIA's Z_{IFmax} given by (5) is compared to the approximation (17) in Fig. 11. The trend fits well and the error seen is mainly due to the non-perfect pole-zero pair cancellation, and due to the approximation of the peaking being equal to the Q -factor of the poles in (10). The fit is within 20% when the low frequency pole-zero pair are matched in frequency. The notch depth given in (4) is valid if (18) holds. The equation helps in designing the TIA and selecting the design parameters for the expected scenario.

To summarize the findings in this section, the BB impedance behaves as an RLC network with considerable impedance peaking that may lead to front-end compression. It can be seen in (17) and Fig. 10 that in a typical design increasing C_{IF} helps reducing Z_{IFmax} and its frequency. Unfortunately, large C_{IF} also heavily reduces the TIA loop gain. This is seen in Fig. 12, where loop gain versus C_{IF} at 50 MHz and 100 MHz frequency offsets are shown. Reduced loop gain results in worse linearity, and it is therefore desirable to avoid increasing C_{IF} and use notch filter instead. Counteracting the impedance peaking without using large C_{IF} , and reducing the blocker gain without affecting the in-band gain.

The presented analysis in this section is for two-stage OTAs. However, also single stage implementations of the TIA could be used. Fortunately the input impedance of such TIAs is more straight-forward to analyze and can be derived from the presented analysis. Even though impedance peaking is not a major concern in such implementations, the input impedance of single stage TIAs is considerably higher, since the input impedance is increased by approximately a factor of $g_m r_o$, i.e. the voltage gain of one stage. Therefore the input impedance to notch impedance ratio is still high, resulting in a high notch depth. Attempts to implement a single stage TIA with impedance similar to that of a two stage TIA would result in very high power consumption, making the proposed solution attractive also for single stage TIAs. Moreover, the presented notch filter technique is effective whether an LNTA is used or a mixer first receiver architecture is adopted.

III. MEASUREMENT RESULTS

A test circuit was designed and fabricated in a low power 65 nm CMOS process with a core area of 0.3 mm x 0.7 mm

(see Fig. 13). The supply voltage used for the RF, LO and BB parts was 1.2 V, while a 1.4 V supply was used for the serial to parallel interface (SPI) and the digital switches. The chips were wire bonded to FR-4 PCBs, and PCB losses were measured with a network analyzer and carefully de-embedded from the presented results. Three samples were fully measured with similar results, however, the IIP2 measurements showed difference between I and Q channels and therefore only worst case measurement results are reported in this paper including IIP2 measurements. The LNTA and TIA in this work are similar to the ones proposed in [18].

The small signal front-end gain measurements are shown in Fig. 15, 16, to be compared to the thin curve where the notch filter is disabled. In Fig. 15, G_{m2} was swept from $6 \times G_{m-unit}$ to G_{m-unit} , reducing the notch frequency from 40 MHz to 16 MHz (less than one octave from the band-edge). The notch depth increases with frequency thanks to TIA impedance peaking. Note that this peaking is normally a disadvantage, but it is turned into an advantage here as blocker current is directed towards the notch when Z_{IF} is increased due to peaking. We predicted in the previous section that a slower TIA improves the notch depth. To verify this the TIAs were loaded with a variable differential capacitance C_{TIA} tuned from 1.5 pF to 22.5 pF (see Fig. 4). As can be seen in Fig. 16a increasing C_{TIA} (slower OTA) increases the notch depth by almost 10 dB since the frequency difference between the impedance peak and the notch decreases. Added to that also the notch bandwidth increases, which is desirable to reject realistic modulated blockers. In Fig. 16b, C_{gyr} was swept instead and it can be seen that the notch frequency is tuned from 160 MHz down to 54 MHz offset. This is attractive since depending on the blocker level one can activate the required number of G_{m-unit} cells to sink the current and then use C_{gyr} to program the frequency.

The front-end is operational for an RF frequency range of 750 MHz to 3 GHz, and the presented measurements are for an LO frequency of 2 GHz. The LO generation circuit including the buffers to drive the mixers consumes 9 mA at 750 MHz, and 22 mA at 3 GHz effective LO frequency. The BB bandwidth is fixed to 10 MHz (20 MHz RF bandwidth) and the measured small signal front-end gain is 49.5 dB with an LNTA transconductance of 60 mS and a BB transimpedance of 5 k Ω . The OTAs used in the TIAs consume only 6 mA in total. The measured input power match S_{11} is better than -10 dB over the whole RF range.

To compare the front-end performance with and without notch filter, the gyrator was turned off and C_{TIA} was set to 0 to maintain high loop gain when the notch was disabled. A performance summary of the front-end with and without notch filter (where all gyrator cells are on) is found in TABLE III. Clearly, IIP2 and compression are significantly improved. Each G_{m-unit} cell consumes 3.75 mA of supply current, and turning all the cells on is only needed to sink high blocker currents. The value of C_{gyr} is used to tune the notch frequency. The IIP3 is dominated by the LNTA, since a first stage with voltage gain and shunt feedback was chosen to achieve wide-band power match and low NF. Linearity can be traded for NF by using a different LNTA configuration, such as the common

$$Z_{IFmax} \approx \frac{R_f(C_f + c_{o2})}{C_{IF}c_{o1}r_{o1}((R_fC_f)^{-1} + (C_f r_{o2})^{-1} + (C_{IF}r_{o2})^{-1} + (c_{o1}r_{o1})^{-1})} \quad @ \quad \omega_{IFmax} \approx \sqrt{\frac{g_{m1}g_{m2}}{c_{o1}C_{IF}}} \quad (17)$$

$$Notch\ depth_{max} \approx \left(Z_{IFmax} \right)_{TIA} \times \left(\frac{G_{m1}G_{m2}}{G_{o1} + G_{o2}} \right)_{gyr} \quad if \quad \left(\frac{G_{m1}G_{m2}}{C_{gyr}C_{notch}} \right)_{gyr} \approx \left(\frac{g_{m1}g_{m2}}{c_{o1}C_{IF}} \right)_{TIA} \quad (18)$$

Fig. 11: Modeled and approximated Z_{IFmax} vs. C_{IF} .

Fig. 12: TIA loop gain vs. C_{IF} at 50 MHz and 100 MHz frequency offsets.

gate. The measured IIP3 is, however, inline with state-of-the-art considering the high front-end gain. The simulation of the stand alone TIA is shown in Fig. 14. The two tone test simulation was performed for each notch frequency setting where one of the tones was placed at the notch frequency and the IM3 frequency is kept at 1 MHz. The simulation shows an improvement of more than 20 dB suggesting that the technique indeed improves IIP3 of the BB. It can be seen in TABLE III that the IIP2 improvement is more than 26 dB compared to only an improvement of 7 dB in [17], which also has a BB notch filter, and the P_{1dB} improvement exceeds 6 dB since BB compresses before the LNTA. This explains why the improvement in P_{1dB} is more than the IIP3 improvement. Extensive measurements of IIP2 on both I and Q channels of three samples show that the improvement is at least equal to that of the notch depth, regardless of how many G_{m-unit} cells are active.

To investigate the effectiveness of the proposed technique, a 5 MHz bandwidth blocker with QPSK modulation was used to test P_{1dB} and NF, see Fig. 17. As can be seen P_{1dB} improves by 6 dB and 9 dB for offsets of 100 MHz and 54 MHz respectively, so that P_{1dB} becomes mainly limited by the

Fig. 13: Chip micro-graph.

Fig. 14: Simulation of the improvement in IM3 for a stand-alone TIA when the notch filter is added. The notch frequency was swept using C_{gyr} .

TABLE III: Measured front-end performance summary

	w/o notch	w/ notch	Unit
System gain	49.5		dB
RF range	0.75-3		GHz
NF DSB	2.3		dB
S_{11}	< -10		dB
Supply	1.2		V
I_{DC} LNTA	16		mA
I_{DC} LO	9-22		mA
I_{DC} TIA	6		mA
BB bandwidth	10		MHz
Notch frequency	–	16-160	MHz
Notch depth	–	6-30	dB
I_{DC} notch	0	7.5-30	mA
IIP3	0	1	dBm
IIP2⁽¹⁾	39	65	dBm
$P_{1dB}^{(2,3)}$	-21.3	-14.6	dBm
$P_{1dB}^{(2,4)}$	-25.5	-16.5	dBm

(1) Measured worst case in both channels of three samples while improvement is remains similar in all samples.

(2) Blocker is a 5MHz QPSK modulated blocker.

(3) Blocker center frequency is 100MHz.

(4) Blocker center frequency is 54MHz.

LNTA. To measure NF versus blocker power, a commercial SAW filter (EPCOS/LP75J) was used to filter the signal

(a) Setting $G_{m1} = G_{m-unit}$. (b) Setting $G_{m1} = 2 \times G_{m-unit}$.Fig. 15: System frequency response when G_{m2} is swept from $6 \times G_{m-unit}$ to $1 \times G_{m-unit}$. (a) Notch depth vs. C_{TIA} sweep. (b) Notch frequency vs. C_{gyr} sweep.Fig. 16: The effect of C_{TIA} and C_{gyr} when $G_{m2} = 6 \times G_{m-unit}$ and $G_{m1} = 2 \times G_{m-unit}$.

generator noise. The blocker offset from LO was set to 120 MHz to fit into the pass band of the SAW filter. As can be seen in Fig. 17c, blocker NF crosses 10 dB at -4.5 dBm interference, compared to -10 dBm when the notch is deactivated.

The front-end is compared to state-of-the-art in TABLE IV. As can be seen this work achieves better than state-of-the-art IIP2 without any calibration of the mixer devices, if the system gain, which includes LNTA transconductance, mixer down-conversion loss and TIA trans-impedance, is taken into account. It has competitive overall performance and very small chip area.

IV. CONCLUSIONS

A receiver front-end with improved blocker resilience is presented. A programmable notch filter at the mixer output effectively sinks blocker currents without affecting the passband characteristics including the NF. The notch filter transfer function is analyzed and appears to interact with the frequency dependent input impedance of the TIA due to TIA bandwidth limitation. It is shown that the TIA input impedance peaking, which is normally a problem, can now be exploited to optimize notch filter efficiency. The notch frequency can be placed less than an octave away from the channel band-edge

Fig. 17: Front-end P_{1dB} and NF with a 5 MHz wide QPSK blocker at different offset frequencies.

TABLE IV: Measured front-end performance summary

	This work	JSSC'2010 [17]	ISSCC'2016 [27]	TMTT'2014 [28]	JSSC'2015 [29]
Technique	LNTA with baseband notch filter	LNTA with active Tx leakage suppression	Filtering by aliasing	RF N-path filtering	Noise canceling and blocker filtering
Technology [nm]	65	180	65	40	40
RF range [GHz]	0.75 - 3	1.96	0.1-1	2.5	0.1 - 2.8
Gain [dB]	49.5	45	18.9	38.7	50
BB rejection [dB]	54 11	NA	36	NA	40
$\Delta f/BW$	16 1.6	128	3.5	12	20
IIP2 [dBm]	>65⁽¹⁾	46	60	>46	50
OIP2⁽⁴⁾ [dBm]	>114⁽¹⁾	91	79	>85	100
Core area [mm²]	0.21	2.5	2	0.75	0.8
IIP3 [dBm]	1	-4.8	17	>3	5
OIP3⁽⁴⁾ [dBm]	50.5	40	36	>42	55
NF [dB]	2.3	4.9	6.5	3.5	1.8
P_{1dB} [dBm]	-14.6 ⁽²⁾	NA	8	-14	NA
Power [mW]	39 - 72 ⁽³⁾	144	56 - 62	53	27 - 40

(1) Measured worst case in both channels of three samples while improvement is remains similar in all samples.

(2) Blocker is a 5MHz QPSK modulated blocker.

(3) Including LO current increase with frequency.

(4) Output referred intercept point.

without degrading the in-band gain. It is tunable from 16 MHz up to 160 MHz, for 10 MHz base-band channel bandwidth. Measurements demonstrate improvements in P_{1dB} by more than 6 dB at 54 MHz offset and in IIP2 by more than 26 dB at 100 MHz offset. The proposed technique reduces the burden of reduced supply voltages by diverting the blocker signal current away from the BB-voltage signal path.

REFERENCES

- [1] U. E. U. r. t. Evolved Universal Terrestrial Radio Access (E-UTRA) and reception (Release 12). (2014) 3GPP TS 36.101, 3GPP specifications. [Online]. Available: <http://www.3gpp.org>
- [2] R. F. R. system scenarios. (2016) 3GPP TS 36.942, 3GPP specifications. [Online]. Available: <http://www.3gpp.org>
- [3] D. Murphy, H. Darabi, A. Abidi, A. A. Hafez, A. Mirzaei, M. Mikhemar, and M. C. F. Chang, "A Blocker-Tolerant, Noise-Cancelling Receiver Suitable for Wideband Wireless Applications," *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 2943–2963, Dec 2012.
- [4] I. Fabiano, M. Sosio, A. Liscidini, and R. Castello, "SAW-Less Analog Front-End Receivers for TDD and FDD," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 3067–3079, Dec 2013.
- [5] N. Kim, L. E. Larson, and V. Aparin, "A Highly Linear SAW-Less CMOS Receiver Using a Mixer With Embedded Tx Filtering for CDMA," *IEEE J. Solid-State Circuits*, vol. 44, no. 8, pp. 2126–2137, Aug 2009.
- [6] M. C. M. Soer, E. A. M. Klumperink, Z. Ru, F. E. van Vliet, and B. Nauta, "A 0.2-to-2.0GHz 65nm CMOS Receiver without LNA Achieving >11dBm IIP3 and <6.5 dB NF," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb 2009, pp. 222–223, 223a.

- [7] C. Andrews and A. C. Molnar, "A Passive Mixer-First Receiver With Digitally Controlled and Widely Tunable RF Interface," *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2696–2708, Dec 2010.
- [8] Y. Xu and P. R. Kinget, "A Switched-Capacitor RF Front End With Embedded Programmable High-Order Filtering," *IEEE J. Solid-State Circuits*, vol. 51, no. 5, pp. 1154–1167, May 2016.
- [9] Y. Lien, E. Klumperink, B. Tenbroek, J. Strange, and B. Nauta, "A Mixer-first Receiver with Enhanced Selectivity by Capacitive Positive Feedback Achieving +39dBm IIP3 and <3dB Noise Figure for SAW-less LTE Radio," in *IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, June 2017, pp. 280–283.
- [10] —, "A High-linearity CMOS Receiver Achieving +44dBm IIP3 and +13dBm B1dB for SAW-less LTE Radio," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb 2017, pp. 412–413.
- [11] L. Sundström, M. Anderson, R. Strandberg, S. Ek, J. Svensson, F. Mu, T. Olsson, I. u. Din, L. Wilhelmsson, D. Eckerbert, and S. Mattisson, "A receiver for LTE Rel-11 and beyond supporting non-contiguous carrier aggregation," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb 2013, pp. 336–337.
- [12] E. Sacchi, I. Bietti, S. Erba, L. Tee, P. Vilmercati, and R. Castello, "A 15 mW, 70 kHz 1/f Corner Direct Conversion CMOS Receiver," in *Proceedings of the IEEE 2003 Custom Integrated Circuits conf.*, 2003., Sept 2003, pp. 459–462.
- [13] S. C. Blaakmeer, E. A. M. Klumperink, D. M. W. Leenaerts, and B. Nauta, "The Blixer, a Wideband Balun-LNA-I/Q-Mixer Topology," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2706–2715, Dec 2008.
- [14] Z. Ru, N. A. Moseley, E. A. M. Klumperink, and B. Nauta, "Digitally Enhanced Software-Defined Radio Receiver Robust to Out-of-Band Interference," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3359–3375, Dec 2009.
- [15] A. Mirzaei, H. Darabi, J. C. Leete, and Y. Chang, "Analysis and Optimization of Direct-Conversion Receivers With 25Mixers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 9, pp. 2353–2366, Sept 2010.
- [16] A. Mirzaei, H. Darabi, J. C. Leete, X. Chen, K. Juan, and A. Yazdi, "Analysis and Optimization of Current-Driven Passive Mixers in Narrowband Direct-Conversion Receivers," *IEEE J. Solid-State Circuits*, vol. 44, no. 10, pp. 2678–2688, Oct 2009.
- [17] H. Khatri, P. S. Gudem, and L. E. Larson, "An Active Transmitter Leakage Suppression Technique for CMOS SAW-Less CDMA Receivers," *IEEE J. Solid-State Circuits*, vol. 45, no. 8, pp. 1590–1601, Aug 2010.
- [18] M. Abdulaziz, W. Ahmad, A. Nejdell, M. Törmänen, and H. Sjöland, "A Cellular Receiver Front-end with Blocker Sensing," in *IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, May 2016, pp. 238–241.
- [19] F. Bruccoleri, E. A. M. Klumperink, and B. Nauta, "Wideband CMOS Low-noise Amplifier Exploiting Thermal Noise Canceling," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 275–282, Feb 2004.
- [20] S. C. Blaakmeer, E. A. M. Klumperink, D. M. W. Leenaerts, and B. Nauta, "Wideband Balun-LNA With Simultaneous Output Balancing, Noise-Canceling and Distortion-Canceling," *IEEE J. Solid-State Circuits*, vol. 43, no. 6, pp. 1341–1350, June 2008.
- [21] X. Liu, A. Nejdell, M. Palm, L. Sundström, M. Törmänen, H. Sjöland, and P. Andreani, "A 65 nm CMOS Wideband Radio Receiver With $\Delta\Sigma$ -Based A/D-Converting Channel-Select Filters," *IEEE J. Solid-State Circuits*, vol. 51, no. 7, pp. 1566–1578, July 2016.
- [22] B. Nauta, "A CMOS Transconductance-C Filter Technique for Very High Frequencies," *IEEE J. Solid-State Circuits*, vol. 27, no. 2, pp. 142–153, Feb 1992.
- [23] E. A. M. Klumperink and B. Nauta, "Systematic comparison of HF CMOS transconductors," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 50, no. 10, pp. 728–741, Oct 2003.
- [24] M. Abdulaziz, M. Törmänen, and H. Sjöland, "A Compensation Technique for Two-Stage Differential OTAs," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 61, no. 8, pp. 594–598, Aug 2014.
- [25] B. K. Thandri and J. Silva-Martinez, "A Robust Feedforward Compensation Scheme for Multistage Operational Transconductance Amplifiers with no Miller Capacitors," *IEEE J. Solid-State Circuits*, vol. 38, no. 2, pp. 237–243, Feb 2003.
- [26] R. Schaumann, H. Xiao, and M. E. V. Valkenburg, *Design of Analog Filters*, 2nd ed., 2010.
- [27] S. Hameed, N. Sinha, M. Rachid, and S. Pamarti, "A Programmable Receiver Front-end Achieving >17dBm IIP3 at <1.25x BW Frequency Offset," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Jan 2016, pp. 446–447.
- [28] K. B. Östman, M. Englund, O. Viitala, M. Kallio, K. Stadius, K. Koli, and J. Ryynänen, "A 2.5-GHz Receiver Front-End With Q-Boosted Post-LNA N-Path Filtering in 40-nm CMOS," *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 9, pp. 2071–2083, Sept 2014.
- [29] H. Hedayati, W. F. A. Lau, N. Kim, V. Aparin, and K. Entesari, "A 1.8 dB NF Blocker-Filtering Noise-Canceling Wideband Receiver With Shared TIA in 40 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 50, no. 5, pp. 1148–1164, May 2015.

Mohammed Abdulaziz (S'12-M'16) received the M.Sc. degree in 2011 and PhD degree from the Analog RF Group at the Department of Electrical and Information Technology, Lund University, Sweden, in 2016. His master thesis was on digital phase-locked loops and his Ph.D. research was on digitally assisted RF front-ends and analog baseband circuits with a focus on the linearity enhancement of receiver circuits.

In 2015, he was a visiting researcher with the Integrated Circuit Design Group, University of Twente, The Netherlands. He joined as a post-doctoral fellow in Lund University from May 2016 till March 2017 where he worked on mm-wave phase-locked loop frequency synthesizers for 5G communication systems. Since March 2017 Mohammed Abdulaziz has been a post-doctoral fellow in Chalmers University of Technology and his current research interest include high speed mm-wave 5G systems including receivers, transmitters as well as frequency generation circuits.

Eric A. M. Klumperink (M'98-SM'06) was born in Lichtenvoorde, The Netherlands, in 1960. He received the B.Sc. degree from HTS, Enschede, The Netherlands, in 1982. He worked in industry on digital hardware and software, and then joined the University of Twente in 1984, shifting focus to analog CMOS circuit research. This resulted in several publications and his Ph.D. thesis "Transconductance Based CMOS Circuits" in 1997.

He was with Hollandse Signaal Apparaten, Hengelo, The Netherlands, where he was involved in digital hardware and software. In 1998, he started as Assistant Professor at the IC-Design Laboratory in Twente and shifted research focus to RF CMOS circuits (e.g., a sabbatical at the Ruhr Universitaet in Bochum, Germany). Since 2006, he has been an Associate Professor, teaching analog and RF IC electronics and guiding Ph.D. and M.Sc. projects related to RF CMOS circuit design with focus on software defined radio, cognitive radio and beamforming. He holds several patents, authored or co-authored over 150 internationally refereed journal and conference papers, and was recognized as 20+ ISSCC paper contributor over 1994-2013.

Dr. Klumperink was a member of the technical program committees of ISSCC from 2011 to 2016 and the IEEE RFIC Symposium since 2011. He was a co-recipient of the ISSCC 2002 and 2009 Van Vessel Outstanding Paper Award. He served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II from 2006 to 2007, the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I from 2008 to 2009, and the IEEE JOURNAL OF SOLID-STATE CIRCUITS from 2010 to 2014. He was an IEEE SSCS Distinguished Lecturer during 2014-2015.

Henrik Sjöland received the M.Sc. degree in electrical engineering from Lund University, Sweden, in 1994, and the PhD degree from the same university in 1997. In 1999 he was a postdoc at UCLA on a Fulbright scholarship. He has been an associate professor at Lund University since year 2000, and a full professor since 2008. Since 2002 he is also part time employed at Ericsson Research, where he is currently a Research Fellow. He has authored or co-authored more than 170 international peer reviewed journal and conference papers and holds patents on

more than 25 different inventions.

Henrik Sjöland is currently an associate editor of IEEE Transactions on Circuits and Systems-I, and he has been an associate editor of IEEE Transactions on Circuits and Systems-II and a member of the Technical Program Committee of the European Solid-State Circuits Conference (ESSCIRC). He is a Senior Member of IEEE. He has successfully been the main supervisor of 13 PhD students to receive their degrees. His research interests include design of radio frequency, microwave, and mm wave integrated circuits, primarily in CMOS technology.

Bram Nauta ((F'08)) was born in Hengelo, The Netherlands, in 1964. He received the M.Sc. degree (cum laude) in electrical engineering from the University of Twente, Enschede, The Netherlands, in 1987, and in 1991 he received the Ph.D. degree from the same university on the subject of analog CMOS filters for very high frequencies.

In 1991, he joined the Mixed-Signal Circuits and Systems Department of Philips Research, Eindhoven, The Netherlands. In 1998, he returned to the University of Twente, where he is currently a

Distinguished Professor, heading the IC Design Group. Since 2016, he has been serving as the Chair of the Electrical Engineering Department, University of Twente. His current research interests include high-speed analog CMOS circuits, software defined radio, cognitive radio, and beamforming.

Dr. Nauta is a member of the Royal Netherlands Academy of Arts and Sciences. He was a co-recipient of the ISSCC 2002 and 2009 Van Vessel Outstanding Paper Award. He received the Simon Stevin Meester Award (500e) in 2014, the largest Dutch national prize for achievements in technical sciences. He served as the Editor-in-Chief for the IEEE JOURNAL OF SOLID-STATE CIRCUITS (JSSC), from 2007 to 2010, and was the 2013 Program Chair of the ISSCC. He served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II from 1997 to 1999, and for the IEEE JSSC from 2001 to 2006. He was on the Technical Program Committee of the Symposium on VLSI Circuits from 2009 to 2013 and is on the steering committee and program committee of the European Solid State Circuits Conference. He has served as a Distinguished Lecturer of the IEEE. He is the President of the IEEE Solid-State Circuits Society for the term 2018 to 2019.