

further recessed and the HEMTs can be changed from depletion-mode to enhancement-mode. The 0.25V shift in V_{th} corresponds to about a 4nm shift in the position of the gate metal front. The ratio of the absorption depth (4nm) to the physical thickness (2.8nm) of the reacted Pt is ~ 1.4 , consistent with that reported in [6].

As illustrated in Fig. 1b, the absorption of Pt into the InAlAs barrier does not change the electron density in the channel region between the source and gate electrodes. Therefore, R_S remained unchanged during the annealing process. R_S is $\sim 0.2\Omega\text{mm}$ obtained by TLM measurement. Owing to the small R_S obtained, the maximum g_m is not degraded but increased further to 1170mS/mm as a result of the reduced distance between the gate metal and the 2DEG channel. The maximum intrinsic transconductance g_i is estimated to be 1520mS/mm.

To further demonstrate the improvement in R_S gained by the buried gate approach, E-HEMTs were also fabricated using only wet recess etching. As shown in Fig. 1a, in addition to the region under the gate metal, the channel region around the gate periphery was also depleted due to the side-etching effect and a large R_S results. This larger R_S results in a degraded maximum g_m of 500mS/mm for a 0.5 μm gate E-HEMT. Using the calculated intrinsic transconductance of 1520mS/mm, the total source resistance R_S in this case is estimated to be $\sim 1.5\Omega\text{mm}$, about 8 times larger than that achieved using the buried-gate approach.

Conclusion: Pt-based buried-gate technology can effectively reduce the source resistance in InP-based enhancement-mode HEMTs. As a result, an excellent transconductance of 1170mS/mm was achieved in a 0.5 μm gate device.

Acknowledgment: The authors would like to thank N. Suzuki for MBE growth. We are also grateful to Y. Imamura and Y. Ishii for their continuous encouragement.

© IEE 1995

7 April 1995

Electronics Letters Online No: 19950603

K.J. Chen, K. Maezawa, K. Arai, M. Yamamoto and T. Enoki (NTT LSI Laboratories, 3-1 Morinosato Wakamiya, Atsugi-shi, Kanagawa Pref., 243-01, Japan)

References

- 1 ABE, M.: 'Ultrahigh-speed InGaAs-based HEMT technology'. Proc. 4th Int. Conf. InP and Related Materials, 1991, pp. 2-5
- 2 ABE, M., *et al.*: 'Ultrahigh-speed HEMT integrated circuits', in WILLARDSON, R.K., BEER, A.C., and DINGLE, R. (Eds.): 'Semiconductors and semimetals' (Academic, New York, 1987), pp. 249-278
- 3 DUH, K.H., PAO, P.C., LIU, S.M.J., HO, P., KAO, M.Y., and BALLINGALL, J.M.: 'A super low-noise 0.1 μm T-gate InAlAs-InGaAs-InP HEMT', *IEEE Microw. Guid. Wave Lett.*, 1991, 1, pp. 114-116
- 4 TAN, K., STREIT, D.C., CHOW, P.D., DIA, R.M., HAN, A.C., LIU, P.H., GARSKE, D., and LAI, R.: '140GHz 0.1 μm gate length pseudomorphic InAlAs/InGaAs/InP HEMT'. IEDM Tech. Dig., Washington, DC, 1991, pp. 239-242
- 5 ITOH, T., BROWN, A.S., CAMNITZ, L.H., WICKS, G.W., BERRY, J.D., and EASTMAN, L.F.: 'Depletion- and enhancement-mode $\text{Al}_{0.48}\text{In}_{0.52}\text{As}/\text{Ga}_{0.47}\text{In}_{0.53}\text{As}$ modulation-doped field-effect transistors with a recessed gate structure'. Int. Symp. GaAs and Related Compounds, Karuizawa, Japan, 1985, pp. 571-576 (Inst. Phys. Conf. Ser. No. 79)
- 6 HARADA, N., KURODA, S., KATAKAMI, T., HIKOSAKA, K., MIMURA, T., and ABE, M.: 'Pt-based gate enhancement-mode InAlAs/InGaAs HEMTs for large-scale integration'. Proc. 3rd Int. Conf. InP and related materials, 1991, pp. 377-380
- 7 ENOKI, T., KOBAYASHI, T., and ISHII, Y.: 'Device technologies for InP-based HEMTs and their application to ICs'. Tech. Dig. IEEE GaAs IC Symp., 1994, pp. 337-340
- 8 BAHL, S.R., and DEL ALAMO, J.A.: 'Elimination of mesa-sidewall gate-leakage in InAlAs/InGaAs HFETs by selective side-wall etching', *IEEE Electron Device Lett.*, 1992, 13, pp. 195-197

Low-stress nitride as oxidation mask for submicrometre LOCOS isolation

H.W. van Zeijl, L.K. Nanver and P.J. French

Indexing terms: Oxidation, Semiconductor technology

A large reduction in the LOCOS bird's beak is obtained by using a thick silicon nitride layer as an oxidation mask. Stress induced damage of the devices is avoided by using low-stress silicon-rich nitride.

Introduction: The conventional local oxidation of silicon (LOCOS), routinely used in IC processing, is characterised by excellent electrical properties such as low diode leakage and high gate oxide quality. However, lateral oxide encroachment ('bird's beak' formation) under the nitride, reduces the device dimensions, making conventional LOCOS unsuitable for deep submicrometre geometries. Advanced isolation techniques that reduce the bird's beak typically rely on either sidewall masking, interface sealing or pad-oxide thinning [1]. The tradeoffs are an increase in process complexity and the need for more critical control of defect formation.

In this Letter, a very straightforward technique is presented for effectively reducing the LOCOS bird's beak. A relatively thick low-stress silicon-rich nitride film, SiN_x , is deposited by standard LPCVD techniques and this film acts as a rigid clamp, suppressing the oxide encroachment. The increased pressure under the nitride edge will cause the oxide to flow away from the edge and simultaneously the diffusion and solubility of the oxidant species are decreased [2]. This low-stress nitride, frequently used for the fabrication of thin membranes in sensor applications [3], preserves the properties of interest in stoichiometric nitride while alleviating the stress related problems. Normally, with thick nitride layers, the stress becomes too high and defects are generated in the underlying silicon substrate. The relationship between the stress in the nitride and defect generation has previously been examined by using SiN_x for surface isolation in a 15 GHz washed-emitter-base (WEB) bipolar NPN process [4]. For strain levels below 1.8×10^{-3} , no emitter-collector (E-C) shorts were detected, while with strains from $2 \times 10^{-3} - 3 \times 10^{-3}$, the frequency of shorts increased rapidly with the strain. A WEB NPN with a LOCOS isolated emitter was developed to detect any stress induced damage related to the processing of the 'bird's beak free' LOCOS. Again the number of E-C shorts was correlated to the mechanical stress and damage free characteristics were obtained by using low-stress nitride.

Processing procedures: Silicon nitride films were deposited using a standard LPCVD system. Throughout the experiments, the temperature and pressure were maintained at 850°C and 150mtorr, respectively. The gases used were SiCl_2H_2 (DCS) and NH_3 , and the ratio of these two gases was used as a process variable, with the total gas flow being maintained at 200sccm. The mechanical strain in the silicon nitride films was determined by using a micromachined strain measurement structure [5]. The high dependence of film strain on the gas flow ratio, and thus the ratio of silicon to nitrogen in the film, is shown in Fig. 1.




Fig. 1 Film strain and ratio of silicon to nitrogen in film against NH_3/DCS gas flow ratio

The basic WEB NPN process flow with a LOCOS isolated emitter is shown in Fig. 2. The substrate is (100) *n*-type with a resistivity of 2 – 5Ωcm. After a wet etch step in HF (1%) to remove any native oxide, a 300nm SiN_x film is deposited on the silicon. The emitter area is then defined and outside these regions the nitride is removed by plasma etching. A 0.4μm thick field oxide is thermally grown at 1000°C in a wet ambient. The extrinsic base is implanted through the oxide with a resist mask protecting the emitter regions. The remaining nitride is then removed by wet etching, and, using the field oxide as a mask, the emitter and intrinsic base are implanted to conform with the standard WEB process flow. Contact windows to the extrinsic base are etched in the field oxide. All dopants are activated by a thermal anneal for 30min at 950°C and the windows are contacted by sputtering Al/1%Si.




Fig. 2 Basic WEB NPN process flow with LOCOS isolated emitter

Results: The bird's beak formation has been studied for thin (97 nm) and thick (300 nm) low-stress nitride (NH₃/DCS ratio = 0.18) combined with pad oxides from 0 – 27nm thick. In these tests, a field oxide of 0.8 μm was grown. SEM cross-sections of the six combinations are shown in Figs. 3 and 4. With the thin nitride layer, comparable to conventional LOCOS processing, the bird's beak extends over the entire emitter window. Some suppression of the bird's beak is achieved by omitting the pad oxide and thus reducing the lateral oxidation path. However, the use of a thick nitride layer proves to be much more efficient in all cases.




Fig. 3 SEM cross-sections after LOCOS with low-stress SiN_x film

- a Wafer A, no pad oxide, film thickness = 97nm
- b Wafer B, 9nm pad oxide, film thickness = 97nm
- c Wafer C, 27nm pad oxide, film thickness = 97nm
- d Wafer D, no pad oxide, film thickness = 300nm




Fig. 4 SEM cross-sections after LOCOS with low-stress SiN_x film

- a Wafer E, 9nm pad oxide, film thickness = 300nm
- b Wafer F, 27nm pad oxide, film thickness = 300nm

Wafers with 300nm thick SiN_x with strains of either 0.28×10^{-3} , 2.0×10^{-3} and 3.0×10^{-3} were prepared and processed with WEB NPNs with LOCOS isolated emitters. After the field oxidation, a visual evaluation of the stress induced damage was performed by dipping a set of stripped wafers in Wright etch for 2min. No defects were observed for the lowest strain level, whereas for the higher stress levels the number of defects increased with the stress. Over the wafer, NPNs with several emitter geometries were measured. With an emitter area of $1 \times 2 \mu\text{m}^2$, no E-C shorts were detected, but for larger geometries the frequency of E-C shorts directly correlates to the SiN_x strain and the perimeter of the emitter (Table 1). Thus both the visual and electrical inspections confirm the absence of stress induced damage in the samples with low-stress nitride.

Table 1: Strain levels and percentage of devices with shorts for several emitter areas (A_e) at different NH₃/DCS ratios

Wafer	NH ₃ /DCS ratio	Strain (×10 ⁻³)	Percentage of E-C shorts		
			54 transistor arrays A _e = 12,000 × 2 × 1 μm ²	108 transistors A _e = 10 × 40 μm ²	54 transistors A _e = 40 × 40 μm ²
1	0.18	0.28	0	0	0
2	0.58	2.00	0	2	8
3	3.00	3.00	0	26	30

Conclusions: The use of a thick low-stress nitride layer as an oxidation mask in LOCOS is very effective in reducing the bird's beak without introducing complex processing. The damage in the silicon has been directly correlated to the strain of the SiN_x layer. Defect free devices have been produced by using a low-stress material with a strain of 0.28×10^{-3} .

Acknowledgments: The authors are grateful to C.I.M. Beenakker for his continual support and encouragement, and to R. Mallee and W. Verveer for their contributions to the experimental material.

© IEE 1995

18 April 1995

Electronics Letters Online No: 19950626

H.W. van Zeijl, L.K. Nanver and P.J. French (Delft University of Technology, PO Box 5053, NL-2600 GB Delft, The Netherlands)

References

- 1 KOOL, E.: 'The invention of LOCOS'. IEEE Case Histories of Achievement in Science and Technology, (IEEE, New York, 1991), Vol. 1, pp. 101–128.
- 2 KAO, D.B., MCVITTIE, J.P., NIX, W.D., and SARAWAT, K.C.: 'Two dimensional silicon oxidation experiments and theory'. IEDM Tech. Dig., 1985, pp. 388–391

