

# Integration of Solar Cells on Top of CMOS Chips—Part II: CIGS Solar Cells

Jiwu Lu, Wei Liu, Alexey Y. Kovalgin, Yun Sun, and Jurriaan Schmitz, *Senior Member, IEEE*

**Abstract**—We present the monolithic integration of deep-submicrometer complementary metal–oxide–semiconductor (CMOS) microchips with copper indium gallium (di)selenide (CIGS) solar cells. Solar cells are manufactured directly on unpackaged CMOS chips. The microchips maintain comparable electronic performance, and the solar cells on top show an efficiency of  $8.4 \pm 0.8\%$  and a yield of 84%, both values being close to the glass reference. The main integration issues, i.e., adhesion, surface topography, metal ion contamination, process temperature, and mechanical stress, can be resolved while maintaining standard photovoltaic processing. A tight process window is found for the manufacturing of CIGS solar cells on the CMOS side of the microchip. More process margin exists for backside integration.

**Index Terms**—Complementary metal–oxide–semiconductor (CMOS), copper indium gallium selenide (CIGS), energy harvesting, monolithic integration, photovoltaic (PV) cells, scavenging, smart dust, solar cells.

## I. INTRODUCTION

AS DETAILED in part I of this paper, the integration of a thin-film solar cell on a microchip may be a compact and powerful solution to the open issue of energy harvesting for autonomous wireless sensor systems (“Smart Dust”). In this part, we consider the integration of copper indium gallium (di)selenide (CIGS) solar cells using a similar experimental approach, as presented for the a-Si cells in part I.

$\text{Cu}(\text{In}_{1-x}\text{Ga}_x)\text{Se}_2$  (CIGS) is a semiconducting I-III-VI<sub>2</sub> compound with chalcopyrite crystal structure [1]. The absorption coefficient of CIGS is very high: a 1- $\mu\text{m}$  CIGS film suffices for absorption of all impinging light [2]. The technology has reached maturity: CIGS solar panels are now commercially available with efficiencies of about 15% [3].

The monolithic integration of CIGS on complementary metal–oxide–semiconductor (CMOS) is more challenging than that of a-Si. In standard manufacturing processes, the peak temperature ( $> 500^\circ\text{C}$  [4]) is (just) too high for CMOS interconnect. Related is the issue of thermal expansion mismatch between the solar cell and the substrate, possibly leading to cracks. Last but not least, high-efficiency CIGS solar cells require sodium concentration of more than 0.5% in the active

layer [5], [6], whereas sodium is known to be the most detrimental contamination in CMOS devices [7].

However, good reasons for pursuing CIGS monolithic integration exist. Of all single-junction thin-film solar cells not employing a monocrystalline semiconductor, CIGS cells exhibit the highest cell efficiency ( $20.3 \pm 0.6\%$ ) and module efficiency ( $15.7 \pm 0.5\%$ ) [3]. The band gap of the CIGS solar cell can be tuned between 1.1 and 1.7 eV by varying the Ga:In ratio [8]. This allows band-gap tuning for maximum efficiency at the indoor light spectrum. The efficiency at indoor light intensity is reportedly larger than 5% [9]. Last but not least, very good long-term reliability and radiation hardness are further reported for this type of thin-film solar cell [10].

First work on the integration of CIGS material on top of CMOS was presented in [11]. In our recent paper [12], we presented the first results on monolithic integration of CIGS solar cells on top of unpackaged 0.13- and 0.25- $\mu\text{m}$  CMOS microchips.

In this paper, we expand the discussion on process integration issues. Additional experiments are shown to quantify the substrate topography’s impact on solar cell performance. We also present new CIGS-on-CMOS integration experiments, including fabrication on a 0.18- $\mu\text{m}$  technology chip. The new experiments show improved photovoltaic (PV) efficiency and higher yield on CMOS chips. This paper starts with a discussion of the integration challenges (Section II), followed by the process integration scheme (Section III). PV performance is documented in Section IV; CMOS performance is discussed in Section V, followed by the conclusions.

## II. CIGS INTEGRATION CHALLENGE

For the final microsystem, we want the PV efficiency to be as high as possible and the CMOS chip’s functionality to be unaffected. Five integration challenges must be overcome to achieve these goals.

First, good adhesion between the solar cell and the underlying CMOS chip is a necessity. The first PV layer on glass plates is molybdenum. In our previous work [12], we found that Mo deposited by the standard two-stage magnetron sputtering [13] can have good adhesion on glass but adheres poorly on our CMOS chips (using only wet cleaning as surface preparation). In our new experiment, a 10-nm titanium layer was deposited prior to Mo deposition to resolve this problem. The resulting layers passed the Scotch tape test [14].

Second, sodium and copper are necessary constituents in CIGS solar cells. However, these metals exhibit fast diffusion coefficients in intermetal dielectrics and silicon and are active

Manuscript received January 27, 2011; accepted May 7, 2011. This work was supported by the Dutch Technology Foundation (STW) under Project TET.6630. The review of this paper was arranged by Editor A. G. Aberle.

J. Lu, A. Y. Kovalgin, and J. Schmitz are with the University of Twente, 7500 AE Enschede, The Netherlands (e-mail: j.schmitz@utwente.nl).

W. Liu and Y. Sun are with the Institute of Photo-electronic Thin Film Device and Technology, Nankai University, Tianjin 300071, China.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2011.2156799




Fig. 1. Schematic view of a CIGS solar cell fabricated on top of a CMOS chip (not to scale). The 100-nm TiW layer is only applied to Cu-PCM chips as an etch-stop layer. Compared to our previous work [12], 10-nm Ti is administered between the top SiO<sub>2</sub> and the bottom Mo electrode for better adhesion. In these experiments, no interconnection was made between solar cell and CMOS.

89 as mobile charge and as band-gap defects [7], [15]. Hence, a  
90 diffusion barrier must be administered between the microchip  
91 and the solar cell. Si<sub>3</sub>N<sub>4</sub> is widely used as diffusion barrier  
92 layer against mobile ions [16], and in our experiments, we have  
93 employed 300-nm plasma-enhanced chemical vapor deposition  
94 (PECVD) of Si<sub>3</sub>N<sub>4</sub> to this purpose.

95 Third, the standard CIGS solar cell processing involves  
96 necessary plasma processes, which may cause plasma charging  
97 damage to the underlying transistors [17]. It is however known  
98 that a 150–200-nm dielectric layer can block possible plasma-  
99 charging damage [18]; hence, the diffusion barrier layer previ-  
100 ously mentioned serves a second purpose.

101 The peak process temperature is the fourth concern. The  
102 highest CIGS efficiencies are obtained using process temper-  
103 atures of 500 °C–550 °C [19]. CMOS backend interconnect,  
104 particularly Al-based interconnect, cannot withstand such tem-  
105 peratures, leading to crack voiding, hillock formation, and  
106 corrosion [20]. Some CIGS literature however reports quite  
107 good solar cell performance at reduced processing temperature  
108 in the range of 310 °C–450 °C [21].

109 Finally, the added solar cell layer may have intrinsic stress,  
110 which will be imposed on the underneath CMOS circuits, thus  
111 influencing the performance of the chip [22], [23]. CIGS exper-  
112 iments on a variety of substrates have shown that the mismatch  
113 in thermal expansion between substrate and CIGS can lead to  
114 CIGS adhesion problems and the cracking of Mo [21].

115 The Mo-adhesion issue can be monitored by visual  
116 inspection, combined with a Scotch tape test. Proper PV per-  
117 formance and unaffected CMOS functionality are the best  
118 evidence of the resolution of the other four issues, as detailed  
119 in Sections IV and V.

### 120 III. PROTOTYPE DESIGN AND EXPERIMENT

121 In Fig. 1, a schematic cross-sectional view of a CIGS solar  
122 cell that is integrated on the front side of a CMOS chip is shown.  
123 The solar cell can also be integrated on the backside of the chip.

124 The experimental process flow is as given in Part I after the  
125 CMOS electrical characterization, the chips were passivated,

126 followed by the conventional CIGS solar cell process. After  
127 the PV characterization of the realized solar cell, the solar cell  
128 stack and the passivation layers were removed from some of the  
129 CMOS chips in order to test the CMOS chip again.

130 The solar cells are deposited on soda-lime glass refer-  
131 ence plates, 0.13- $\mu$ m CMOS chips containing process control  
132 modules (labeled Cu-PCM), 0.18- $\mu$ m CMOS chips containing  
133 ring oscillator (RO) structures (labeled Ringo), and 0.25- $\mu$ m  
134 CMOS chips with a fully functional  $1.6 \times 1.4$  cm<sup>2</sup> mixed-  
135 signal CMOS circuit [24] (labeled Timepix). Different from  
136 the a-Si solar cell integration presented in Part I, no benzocy-  
137 clobutene (BCB) planarization was utilized before passivation,  
138 because BCB cannot withstand the peak temperature of the  
139 CIGS solar cell process.

#### 140 A. Passivation Layer Deposition

141 Before the solar cell integration, a passivation layer is de-  
142 posited on the chip surface. The layer stack consists of SiO<sub>2</sub>,  
143 Si<sub>3</sub>N<sub>4</sub> and SiO<sub>2</sub> deposited by PECVD at 300 °C. A thin TiW  
144 layer is added underneath, acting as an etch-stop layer for  
145 deprocessing the stack later on without affecting the CMOS  
146 upper layers. It was found that the upper layer of SiO<sub>2</sub> leads  
147 to much better adhesion of the following layers than Si<sub>3</sub>N<sub>4</sub>.  
148 After the chip passivation, the chips are annealed at 425 °C  
149 in N<sub>2</sub> ambient to release the abundant H<sub>2</sub>. A slight change  
150 in transistor parameters can be expected from these process  
151 steps, because PECVD Si<sub>3</sub>N<sub>4</sub> deposition and the subsequent  
152 annealing in nitrogen influence the hydrogen passivation of  
153 the Si-SiO<sub>2</sub> interface in metal-oxide-semiconductor (MOS)  
154 transistors [25].

#### 155 B. Solar Cell Deposition

156 The CIGS solar cells were realized by Nankai University  
157 using the three-stage co-evaporation process documented in [4]  
158 and [26]. Compared to our previous work [12], in the new  
159 experiment, first, a 10-nm Ti layer is sputtered to improve Mo  
160 adhesion, followed by 1–1.2- $\mu$ m Mo deposition by magnetron  
161 sputtering in the same reactor. Then, a 20–30-nm NaF precursor  
162 layer was thermally evaporated in order to supply Na to the  
163 following CIGS absorber layer, which is necessary for efficient  
164 CIGS solar cells [5]. After that, the p-type CIGS absorption  
165 layer was co-evaporated by the three-stage method [4] onto  
166 the Mo-coated CMOS chips and glass substrate in the same  
167 chamber without vacuum break. The n-type buffer layer of  
168 CdS was deposited by chemical bath deposition at 80 °C;  
169 then, a 50-nm intrinsic ZnO (i-ZnO) layer and 300-nm Al  
170 doped ZnO (ZnO:Al) were sequentially deposited by radio-  
171 frequency magnetron sputtering as window layers. Finally, the  
172 nickel-aluminum top electrode grid was thermally evaporated  
173 onto the device.

174 For this paper, the finished solar cells have an active area of  
175 about 0.29 cm<sup>2</sup>.

#### 176 C. Deprocessing of the Solar Cells

177 After the characterization of the obtained solar cells, the solar  
178 cell layers and the passivation layers on some CMOS chips




Fig. 2. (Left)  $10 \times 10 \text{ cm}^2$  sample holder for different types of samples for CIGS solar cell deposition experiments. (Right) Finished samples with CIGS solar cells on top. In both images, A, B, and C denote the glass reference plates, Cu-PCM chips, and Timepix chips, respectively. Additional test samples are included in the same run.




Fig. 3. HIM picture of the CIGS solar cell on top of the Timepix. (Bottom to top) Chip's shallow trench isolation and interconnect are visible, followed by the CIGS solar cell layer stack.

179 were removed to expose the bond pads of the test structures.  
 180 For deprocessing, HCl was used to remove the Al-Ni, ZnO:Al,  
 181 and CdS; fuming nitric acid was applied for etching the CIGS  
 182 absorber layer and the Mo bottom electrode; BHF was used for  
 183 removing  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$ ; and hydrogen peroxide was used to  
 184 remove the TiW.

185 *D. Physical Characteristics of the CIGS Solar Cell*  
 186 *on CMOS Chip*

187 Fig. 2 shows the integrated PV cells on different-type CMOS  
 188 chips and PCMs. On the left-hand side, the chips are visible  
 189 as mounted into the chip holder prior to postprocessing. The  
 190 right-hand side image shows the samples after solar cell manu-  
 191 facturing.

192 Figs. 3 and 4 show helium ion microscope (HIM) [27] cross  
 193 sections of the CMOS chips with solar cells on top. In Fig. 3,  
 194 we can see the metal levels of the Timepix chips and the  
 195 layer-by-layer structure of the CIGS solar cell on top of the  
 196 CMOS chips. The CMOS has some topography (approximately  
 197  $1 \mu\text{m}$ ), as visible from the nonplanar solar cell thin films. The  
 198 figure suggests that the step coverage of the solar cell layers  
 199 is sufficient to cope with this topography, but electrical results  
 200 should give more conclusive evidence in this respect.

201 Fig. 4 illustrates the crystal structure of the Mo, CIGS, ZnO,  
 202 and Al grid. The Mo and CIGS have a columnar polycrystalline  
 203 structure. The grain size of the Mo layer is about 60 nm,




Fig. 4. HIM image of the CIGS solar cell layers on a Timepix chip. The columnar polycrystalline structure of different layers can be distinguished in the picture.




Fig. 5. XRD data of CIGS on glass fabricated at  $400 \text{ }^\circ\text{C}$ – $450 \text{ }^\circ\text{C}$ . A peak around  $2\theta = 27^\circ$  is visible in the  $400 \text{ }^\circ\text{C}$  and  $425 \text{ }^\circ\text{C}$  deposited films, indicating the existence of  $(\text{In}_{1-x}\text{Ga}_x)_2\text{Se}_3$ . For  $450 \text{ }^\circ\text{C}$ , the corresponding  $(\text{In}_{1-x}\text{Ga}_x)_2\text{Se}_3$  peak is not present, pointing to improved film crystallinity.

as derived from X-ray diffraction (XRD) data using the Scher-  
 204 rer equation. The grain size of the CIGS is well above 205  
 half a micrometer, which can be observed by top-view HIM  
 206 microscopy. A detailed analysis is reported elsewhere [28].  
 207 These grain sizes depend on the process conditions [29], [30].  
 208 The obtained values are suitable for good CIGS solar cell  
 209 performance. 210

211 **IV. SOLAR CELL EXPERIMENTAL RESULTS**

212 In this section, we present the solar cell performance, com-  
 213 paring the cells on CMOS with the reference cells on glass. The  
 214 material properties and the current-voltage behavior under light  
 215 illumination are compared.

216 *A. Crystallinity and Chemical Composition of the CIGS Layer*

217 The crystallinity and the chemical composition of the CIGS  
 218 layer of the samples were measured by XRD and X-ray fluores-  
 219 cence (XRF) analysis, respectively.

220 From Fig. 5, we see in the  $400 \text{ }^\circ\text{C}$  and  $425 \text{ }^\circ\text{C}$  fab-  
 221 ricated CIGS solar cells an indication of the existence of  
 222  $(\text{In}_{1-x}\text{Ga}_x)_2\text{Se}_3$ . This is commonly attributed to a lack of  
 223 thermal activation energy, and a reduced solar cell efficiency  
 224 may result [12], [31]. For a higher temperature of  $450 \text{ }^\circ\text{C}$ , the

TABLE I  
CHEMICAL COMPOSITION BY XRF OF CIGS LAYERS DEPOSITED ON  
VARIOUS SUBSTRATES AND AT DIFFERENT TEMPERATURES

$T$ (°C)	substrate	Cu (at.%)	In (at.%)	Ga (at.%)	Se (at.%)	Cu/ (In+Ga)	Ga/ (In+Ga)
	Expected	22-24	19-20	6-7	50-51	0.88-0.91	0.25-0.27
400	Glass	22.8	18.7	7.6	51.0	0.87	0.29
	CMOS	22.5	18.0	8.2	51.2	0.86	0.31
425	Glass	22.4	18.9	7.5	51.2	0.85	0.28
	CMOS	23.4	18.5	7.1	51.1	0.84	0.28
450	Glass	23.6	20.8	4.8	50.2	0.92	0.19
	CMOS	22.7	21.5	4.4	50.3	0.87	0.17




Fig. 6. XRD data comparison of CIGS on glass substrate and that on Cu-PCM substrate fabricated at 425 °C in the same run. Except two peaks from the Si (100) substrate, the diffraction peaks coincide.

225 corresponding  $(\text{In}_{1-x}\text{Ga}_x)_2\text{Se}_3$  peak is not present, pointing to  
226 improved film crystallinity. The (112) peak at 450 °C shifts  
227 to a lower number, compared with the same peaks at other  
228 temperatures. This indicates a lower incorporation of Ga [32],  
229 which can be confirmed by XRF measurement of Ga ratio, as  
230 shown in the last column of Table I.

231 Fig. 6 shows the XRD data of the CIGS fabricated at 425 °C  
232 on CMOS substrate and on glass substrate. Disregarding the  
233 two peaks from the Si  $\langle 100 \rangle$  substrate, the diffraction peaks  
234 coincide. However, the peak ratio between  $\langle 220/204 \rangle$  and the  
235  $\langle 112 \rangle$  on CMOS is smaller than that on glass, which will result  
236 a lower efficiency solar cell on the CMOS chip [33], [34].

237 Table I shows the atomic chemical composition (at.%) of  
238 CIGS on various substrates and deposited at various temper-  
239 atures. The “expected” row indicates the aimed (i.e., providing  
240 best efficiency) composition [33]. In each run (i.e., deposition  
241 temperature), the compositions on glass and on CMOS are  
242 almost identical and are close to the optimum.

243 From a comparison of the XRD and XRF analyses of the  
244 CIGS layers, we conclude that an identical crystallinity and  
245 chemical composition can be obtained on CMOS and on glass.  
246 However, below 450 °C peak deposition temperature, there is  
247 residual  $(\text{In}_{1-x}\text{Ga}_x)_2\text{Se}_3$  from the first stage of the three-stage  
248 co-evaporation method [4], [31], and the crystal orientation  
249 changes; both effects may lead to lower solar cell efficiency.

## 250 B. Current–Voltage Behavior of the Solar Cells

251 Current density–voltage ( $J$ – $V$ ) measurements have been  
252 done to characterize solar cells on the reference glass sub-  
253 strate and on the CMOS chips. The measurements were per-




Fig. 7.  $J$ – $V$  curves of the highest efficiency solar cells fabricated at 425 °C peak temperature, on glass and on different generation CMOS chips, i.e., Cu-PCM (0.13- $\mu\text{m}$ ), Ringo (0.18- $\mu\text{m}$ ), and Timepix (0.25- $\mu\text{m}$ ).

TABLE II  
PARAMETERS OF CIGS SOLAR CELLS ON DIFFERENT SUBSTRATES  
AT 425 °C PEAK SUBSTRATE TEMPERATURE

Substrate	$\eta$	$J_{sc}$ mA/cm <sup>2</sup>	$V_{oc}$ V	FF	$R_s$ $\Omega$ cm <sup>2</sup>	$R_p$ $\Omega$ cm <sup>2</sup>
Glass (reference)	10.9%	32.19	0.55	0.61	3.0	238.6
Cu-PCM backside	9.2%	30.74	0.48	0.63	2.8	515.1
Ringo	4.9%	25.65	0.49	0.39	8.0	51.9
Timepix	6.4%	21.48	0.48	0.61	4.2	289.5

formed under standard solar-simulator illumination conditions: 254  
100 mW/cm<sup>2</sup> (Air Mass 1.5). 255

Fig. 7 shows the  $J$ – $V$  curves of the best-performing PV 256  
cells on each substrate type. These samples are processed at 257  
425 °C peak substrate temperature in the same run. From the 258  
 $J$ – $V$  curves, the important parameters characterizing the PV 259  
solar cell performance were extracted and listed in Table II. 260  
On all types of CMOS chips, efficiencies  $\eta$  of 4.9% or higher 261  
are obtained. The solar cell efficiency on Cu-PCM chips ap- 262  
proaches that on glass. 263

All three chips exhibit almost identical open voltages  $V_{oc}$ ; 264  
the short-circuit currents ( $J_{sc}$ ) of the solar cells on Ringo and 265  
Timepix chips are however smaller. This might be related to 266  
the high topography variation (i.e., step height) initially present 267  
on the chip’s surface before postprocessing. The Ringo chip 268  
has the highest topography variation, with 1.5- $\mu\text{m}$  excursions. 269  
Insufficient step coverage of one of the solar cell layers will 270  
lead to increasing the cell’s series resistance  $R_s$  or shunting the 271  
layers electrically, i.e., decreasing the parallel resistance  $R_p$  and 272  
fill factor  $FF$ . Indeed, the solar cells on the Ringo chip exhibit 273  
both (See Table II). 274

The quality of the CIGS solar cell is related to the substrate 275  
temperature during the deposition [34], [35]. This is because 276  
a higher substrate temperature implies higher thermal energy 277  
available for better activation of the layer-formation process. In 278  
the studied temperature range of 400 °C–450 °C, this leads to 279  
a better crystal structure of the CIGS layer, as follows from the 280  
XRD results presented in Section IV-A. Fig. 8 and Table III 281




Fig. 8.  $J$ - $V$  characteristics of solar cells on top of the Timepix chip. With increasing deposition temperature, the solar cell performance improves: both  $J_{sc}$  and  $V_{oc}$  increase.

TABLE III  
PARAMETERS OF CIGS SOLAR CELLS ON TIMEPIX CHIP AT DIFFERENT PEAK SUBSTRATE TEMPERATURES

Substrate T (°C)	$\eta$	$J_{sc}$ mA/cm <sup>2</sup>	$V_{oc}$ V	FF	$R_s$ $\Omega$ cm <sup>2</sup>	$R_p$ $\Omega$ cm <sup>2</sup>
400	2.7%	16.8	0.44	0.37	13.6	79.5
425*	6.4%	21.48	0.48	0.61	4.2	289.5
450	7.1%	24.72	0.51	0.56	5.53	875.4

TABLE IV  
EFFICIENCY COMPARISON OF THE PV CELLS ON GLASS AND ON CMOS CHIP

	Cell 1	Cell 2	Cell 3	Cell 4	average
Glass	6.8%	10.8%	10.0%	9.1%	9.2±1.7%
CMOS	8.2%	8.6%	7.2%	9.2%	8.3±0.8%

282 confirm improved solar cell behavior at higher deposition tem-  
283 peratures.

### 284 C. Efficiency and Yield

285 Several equal-size ( $22 \times 22$  mm<sup>2</sup>) glass and Cu-PCM chips,  
286 which have good Mo adhesion due to the 10-nm Ti adhesion  
287 layer, were mounted into the chip holder for the solar cell  
288 fabrication at 425 °C. The efficiency values of the solar cells on  
289 one glass plate and a Cu-PCM chip are listed in Table IV. All  
290 efficiencies on CMOS now are higher than the best efficiency  
291 reported earlier for CIGS on CMOS (7.1%) [12]. (The CIGS  
292 solar cells on CMOS chips in [12] were without the Ti adhesion  
293 layer.) Furthermore, the efficiency gap between the CMOS chip  
294 and the glass reference has decreased from 1%–5% [12] to 0.9%  
295 in the new experiments.

296 If we consider < 4% efficiency as the failure criterion, the  
297 yield on CMOS chips of work [12] was generally less than 50%  
298 due to the poor Mo adhesion. The extra Ti layer added in this  
299 work, compared with [12], resulted in the improved adhesion of  
300 Mo and, therefore, in the higher solar cell yield on CMOS chips.  
301 In this paper, the yield on CMOS chips of this work reaches  
302 84% (five bad cells out of 32), and that on glass substrate is  
303 88% (four bad cells out of 32).

304 In terms of both efficiency and yield, these differences be-  
305 tween glass and CMOS chip can be considered marginal.




Fig. 9. Schematic diagram of substrates with different surface profile amplitudes. (Left) Glass substrate. (Middle) Standard CMOS chip, with Al bond pads and lines embedded in the Si<sub>3</sub>N<sub>4</sub> scratch protection layer. (Right) Dedicated test samples with PECVD SiO<sub>2</sub> strips of different thicknesses (50–550 nm). For CIGS solar cells, Mo is the bottom electrode, and Al is the top electrode.




Fig. 10. Efficiency against surface profile amplitude. The previous work presented single measurements; hence, no error bars were determined. All samples are fabricated at 425 °C.

### D. Efficiency of PV Cells Versus Chip Topography

306

As discussed in our previous paper [12] and in Part I, the 307  
efficiency of the solar cell is closely related to the surface profile 308  
amplitude and the Mo adhesion. Dedicated experiments were 309  
conducted to further investigate and quantify this phenomenon. 310

Fig. 9 shows a sketch of the additionally fabricated test 311  
samples (right image) used to investigate the influence of the 312  
substrate surface profile amplitude. PECVD SiO<sub>2</sub> stripes are 313  
used to simulate typical interconnect topography on CMOS 314  
chips. The width and spacing of the SiO<sub>2</sub> strips are 20  $\mu$ m, 315  
giving an area coverage of  $\sim$ 50%. The thickness of the oxide 316  
varies from 50 to 550 nm. On each of the test samples, after Ti 317  
and Mo deposition, four CIGS solar cells are deposited. 318

Fig. 10 shows the averaged efficiency of the cells at differ- 319  
ent surface profile amplitudes (i.e., the thickness of the SiO<sub>2</sub> 320  
stripes). A slight gradual efficiency drop seems to occur with 321  
increasing topography, quantitatively in line with the earlier 322  
findings. 323

## V. CMOS CHIP PERFORMANCE AFTER THE SOLAR CELL INTEGRATION

324

325

In this section, the CMOS functionality after CIGS solar 326  
cell integration will be addressed. We report on the MOS 327  
capacitance–voltage and current–voltage characteristics; the 328  
behavior of ROs; and the functionality of the mixed-signal 329  
Timepix microchips. In all cases, the same functionality tests 330




Fig. 11. (Left)  $C$ - $V$  curves of a MOS capacitor before and after CIGS solar cell integration on chip's front-side at 400 °C. (Right)  $I_D$ - $V_{GS}$  curves of an n-channel MOS transistor before and after the same postprocessing. The inset shows threshold voltage shift statistics of eight transistors.

TABLE V

FUNCTIONAL TESTING OF MOS CAPACITORS AND MOSFETS ON Cu-PCM CHIPS AFTER POSTPROCESSING STEPS. THE *FRONT* ROW STANDS FOR FRONT-SIDE INTEGRATION OF THE CELLS; *BACK* MEANS BACKSIDE INTEGRATION

		400 °C CIGS	425 °C CIGS	450 °C CIGS	450 °C CIGS (no NaF)	450 °C 30 min anneal
$\Delta V_{FB}$ (mV)	<i>Front</i>	-9	(no data)	-4	-4	-9
	<i>Back</i>	-6	-12	-10	-4	
$\Delta V_{th}$ (mV)	<i>Front</i>	-21	-39	-26	-26	-20
	<i>Back</i>	-21	-20	-25	-23	
$\Delta S$ (mV/dec)	<i>Front</i>	-1.4	-1.0	-1.3	-1.3	-1.2
	<i>Back</i>	-1.6	-1.4	-0.4	-1.3	

331 are carried out before and after solar cell deposition and re-  
332 moval, and compared.

### 333 A. $C$ - $V$ and $I$ - $V$ Measurements on Cu-PCM Devices

334 The capacitance-voltage ( $C$ - $V$ ) curves of MOS capacitors  
335 and the current-voltage ( $I$ - $V$ ) curves of MOS transistors were  
336 measured using a Keithley 4200 semiconductor characteriza-  
337 tion system and a Karl Suss PM8 low-leakage probe station at  
338 the University of Twente. The Cu-PCM devices, with bond pads  
339 across the chip, had to be deprocessed before electrical retesting  
340 (see Section III-C).

341 The MOS capacitor area was  $1.44 \times 10^{-6}$  cm<sup>2</sup> with an  
342 oxide thickness of 2.2 nm. The capacitance measurements were  
343 carried out at a frequency of 1 MHz. The MOS field-effect  
344 transistor (MOSFET) under study has a gate length of 130 nm.  
345 The transistor source and body were grounded, and the gate and  
346 drain potentials were varied for the transistor measurements.

347 For an illustration, in Fig. 11, we present the  $C$ - $V$  and  
348  $I_D$ - $V_{GS}$  curves of the individual devices after 400 °C CIGS  
349 front-side integration. For all CIGS process conditions, the key  
350 device parameters studied are summarized in Table V. It lists  
351 the changes in flatband voltage  $V_{FB}$ , threshold voltage  $V_{th}$ ,  
352 and subthreshold swing  $S$ . Only small changes in the device  
353 parameters are observed. They are most likely governed by




Fig. 12. (Left) Power consumption and (right) output frequency at different enable voltages of the RO before and after CIGS solar cell integration at (top) 425 °C and (bottom) 450 °C peak temperatures. The ring oscillator is read out via an embedded 512-time frequency divider.

the added thermal budget. This is supported by the control 354  
355 experiment where the chips were exposed to the same thermal  
356 budget but without CIGS stack deposition (see the last column  
357 of Table V).

An experiment where NaF deposition was skipped, to iso- 358  
359 late a possible detrimental influence from Na contamination,  
360 yielded quite similar results as the others (Table V labeled  
361 “No NaF”). Quantitatively, the changes are comparable to  
362 packaging-related parameter shifts [22]. From Table V, we can  
363 conclude that ionic contamination, if at all present, is at most  
364  $10^{10}$  cm<sup>-2</sup> (based on the highest found value of  $\Delta V_{FB}$  [7],  
365 [36]). In summary, the 0.13- $\mu$ m CMOS PCM chip does not  
366 show a significant influence of the solar cell integration on  
367 device parameters.

### B. Functionality of the Ringo Chip

368 A RO is widely used as a tool to characterize the performance  
369 of MOSFETs [37]. In our experiments, the power consumption  
370 and the output frequency versus the enable voltage of the  
371 17-stage RO have been measured before and after the solar  
372 cell integration by Keithley SCS 4200 and Agilent/HP 54642A  
373 oscilloscope. In this case, the solar cell was deliberately placed  
374 beside the RO test structure. Hence, no deprocessing of the solar  
375 cell was required to do the final CMOS test. The results are  
376 shown in Fig. 12.

377 One can observe that there is little impact of the integration  
378 on the RO frequency. However, the power consumption does  
379 show a change after postprocessing, likely due to threshold  
380 voltage shifts.

### C. Functionality of Timepix Chip

382 The Timepix chip is a mixed-signal CMOS chip manu- 383  
384 factured in 0.25- $\mu$ m CMOS technology. It is designed to be  
385 ball-grid connected to a semiconductor sensor layer (e.g., CdTe)

TABLE VI  
FUNCTIONALITY TEST RESULTS OF TIMEPIX CHIPS AFTER VARIOUS POSTPROCESSING SEQUENCES (THE TERMINOLOGY IS AS IN TABLE V.)

Process Condition		400 °C CIGS	425 °C CIGS	450 °C CIGS	450 °C CIGS (No NaF)	450 °C 30 min anneal
Digital functional column	Front	254→228	malfunction	malfunction	malfunction	252→252
	Back	253→253	253→253	247→233	(no data)	
Analog functional Column	Front	254→212	malfunction	malfunction	malfunction	252→252
	Back	253→252	253→253	247→232	(no data)	

386 for 2-D X-ray imaging, but in this work, it is utilized in its bare  
387 form. It contains an array of charge-sensitive preamplifiers with  
388 related in-pixel processing and storage electronics.

389 The Pixelman software [38] and an automated probe station  
390 were employed for functional testing of the Timepix chips at  
391 the Nikhef Institute in Amsterdam (NL). The program tests  
392 the functionality of the 256 columns of 256 pixels. Each pixel  
393 contains 550 transistors. It should be noted that the post-  
394 processed chips were of a lower quality category than those  
395 normally used. A fraction of the pixels and columns therefore  
396 malfunctioned before solar cell integration. A summary of the  
397 test results is presented in Table VI.

398 The values listed in the table give the number of columns  
399 (out of 256) passing the functionality test before and after  
400 postprocessing. Good results are obtained with all backside-  
401 processed Timepix chips, with the front-side processed chip at  
402 400 °C and with the reference experiment where the chip is only  
403 exposed to the additional thermal budget. Chips with backside-  
404 deposited CIGS (up to 425 °C) maintain full functionality.

405 The chip functionality is however adversely influenced when  
406 CIGS solar cells are produced on the front side of the chip. The  
407 chip loses part of its functionality at 400 °C and malfunctions  
408 entirely at higher process temperatures. Some functionality loss  
409 is also observed on the 450 °C backside-processed chips. It is  
410 concluded that the process window for front-side integration is  
411 very tight; the peak temperature should remain around or even  
412 below 400 °C. For backside integration, the allowable peak  
413 temperature is about 50 °C higher and matches the required  
414 temperature for high-efficiency CIGS cells.

415 Compared with the results of the Cu-PCM chips, stress-  
416 related interconnect failure is a likely cause of the observed  
417 functionality loss. The combination of high temperature and  
418 mechanical stress may lead to metal line cracking, and Al  
419 interconnect (on Ringo and Timepix) is likely more vulnerable  
420 than Cu interconnect.

## 421 VI. CONCLUSION

422 We have concluded that CIGS thin-film solar cells can be  
423 integrated on CMOS microchips. CMOS functionality can be  
424 maintained with both Cu and Al interconnect, as shown on  
425 chips from the 0.13-, 0.18-, and 0.25- $\mu\text{m}$  technology gen-  
426 erations. In view of mechanical stress, CIGS solar cells are  
427 preferably integrated on the chip's backside. If integrated on  
428 the front side, the process temperature should be kept around  
429 or below 400 °C. At the present state of CIGS technology, this  
430 implies a loss in solar cell efficiency.

In case of strong topography of more than a few hundred  
nanometers, the CMOS IC should be planarized. It must be  
covered by a diffusion barrier and possibly an adhesion layer,  
followed by the conventional PV process flow. The single-chip  
integration scheme shown in this work is suitable for wafer-  
level processing.

Integrated PV energy scavenging, compared with existing  
miniaturized scavenging solutions, offers high power, low man-  
ufacturing cost, and a broad application range (as light is com-  
monly available). It further offers the advantages of a mature  
technology.

## ACKNOWLEDGMENT

The authors would like to thank R. Wolters (NXP and  
University of Twente), K. Reimann (NXP), E. Timmering  
(Philips), V. Blanco Carballo, J. Melai, and B. Rajasekharan  
(University of Twente) for the numerous suggestions and help;  
C. Juffermans and G. Koops (NXP) for the Cu-PCM samples;  
K. van Dijk and A. Schussler (NXP) for the supply and help  
with Ringo chips; M. Campbell (CERN) and J. Timmermans  
(Nikhef) for the Timepix chips; Y. Bilevych, M. Fransen,  
and W. Koppert (Nikhef) for testing the Timepix chips;  
Z. Zhiqiang, W. He, W. Xiaoling, and Z. Chao (Nankai Univer-  
sity) for their important contributions to this work; Y. Furukawa  
(MARUWA), V. Subramaniam (Cinvestav), and H. Upadhyaya  
(Loughborough University) for the fruitful discussions on solar  
cell options; and G. Hlawacek and R. Van Gastel (University of  
Twente) for taking the HIM pictures.

## REFERENCES

- [1] M. D. Archer and R. Hill, *Clean Electricity From Photovoltaics*. 459  
London, U.K.: Imperial College Press, 2001. 460
- [2] A. Shah, P. Torres, R. Tscharnner, N. Wyrsh, and H. Keppner, "Photo- 461  
voltaic technology: The case for thin-film solar cells," *Science*, vol. 285, 462  
no. 5428, pp. 692–698, Jul. 1999. 463
- [3] M. A. Green, K. Emery, Y. Hishikawa, and W. Warta, "Solar cell 464  
efficiency tables (version 37)," *Prog. Photovolt.: Res. Appl.*, vol. 19, no. 1, 465  
pp. 84–92, Jan. 2011. 466
- [4] N. Kohara, T. Bodegård, M. Nishitani, and T. Wada, "Preparation of 467  
device-quality Cu(In, Ga)Se<sub>2</sub> thin films deposited by coevaporation with 468  
composition monitor," *Jpn. J. Appl. Phys. 2, Lett.*, vol. 34, no. 9A, 469  
pp. L1 141–L1 144, 1995. 470
- [5] K. Granath, M. Bodegård, and L. Stolt, "Effect of NaF on Cu(In, Ga)Se<sub>2</sub> 471  
thin film solar cells," *Sol. Energy Mater. Sol. Cells*, vol. 60, no. 3, pp. 279– 472  
293, 2000. 473
- [6] D. Rudmann, G. Bilger, M. Kaelin, F. J. Haug, H. Zogg, and A. N. Tiwari, 474  
"Effects of NaF coevaporation on structural properties of Cu(In, Ga)Se<sub>2</sub> 475  
thin films," *Thin Solid Films*, vol. 431/432, pp. 37–40, May 2003. 476
- [7] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*. Hoboken, 477  
NJ: Wiley-Interscience, 2007, p. 23, 213. 478

- 479 [8] A. M. Gabor, J. R. Tuttle, M. H. Bode, A. Franz, A. L. Tennant,  
480 M. A. Contreras, R. Noufi, D. G. Jensen, and A. M. Hermann, "Band-  
481 gap engineering in Cu(In,Ga)Se<sub>2</sub> thin films grown from (In,Ga)<sub>2</sub>Se<sub>3</sub>  
482 precursors," *Sol. Energy Mater. Sol. Cells*, vol. 41/42, pp. 247–260,  
483 Jun. 1996.
- 484 [9] J. F. Randall and J. Jacot, "Is AM1.5 applicable in practice? Modelling  
485 eight photovoltaic materials with respect to light intensity and two spectra,"  
486 *Renew. Energy*, vol. 28, no. 12, pp. 1851–1864, Oct. 2003.
- 487 [10] J. F. Guillemoles, L. Kronik, D. Cahen, U. Rau, A. Jasenek, and  
488 H. W. Schock, "Stability Issues of Cu(In,Ga)Se<sub>2</sub>-Based solar cells," *J.*  
489 *Phys. Chem. B*, vol. 104, no. 20, pp. 4849–4862, May 2000.
- 490 [11] O. Matsushima, K. Miyazaki, M. Takaoka, T. Maekawa, H. Sekiguchi,  
491 T. Fuchikami, M. Moriwake, H. Takasu, S. Ishizuka, K. Sakurai,  
492 A. Yamada, and S. Niki, "A high-sensitivity broadband image sensor using  
493 CuInGaSe<sub>2</sub> thin films," in *IEDM Tech. Dig.*, Dec. 2008, pp. 11.2.1–11.2.4.
- 494 [12] J. Lu, W. Liu, C. H. M. van der Werf, A. Y. Kovalgin, Y. Sun,  
495 R. E. I. Schropp, and J. Schmitz, "Above-CMOS a-Si and CIGS solar  
496 cells for powering autonomous microsystems," in *IEDM Tech. Dig.*, 2010,  
497 pp. 31.3.1–31.3.4.
- 498 [13] J. H. Scofield, A. Duda, D. Albin, B. L. Ballard, and P. K. Predecki, "Sput-  
499 tered molybdenum bilayer back contact for copper indium diselenide-  
500 based polycrystalline thin-film solar cells," *Thin Solid Films*, vol. 260,  
501 no. 1, pp. 26–31, May 1995.
- 502 [14] J. Strong, "On the cleaning of surfaces," *Rev. Sci. Instrum.*, vol. 6, no. 4,  
503 pp. 97–98, 1935.
- 504 [15] A. Broniatowski, "MulticARRIER trapping by copper microprecipitates in  
505 silicon," *Phys. Rev. Lett.*, vol. 62, no. 26, pp. 3074–3077, Jun. 1989.
- 506 [16] M. A. Nicolet, "Diffusion barriers in thin films," *Thin Solid Films*, vol. 52,  
507 no. 3, pp. 415–443, Aug. 1978.
- 508 [17] J. P. McVittie, "Plasma charging damage: An overview," in *Proc. 1st Int.*  
509 *Symp. Plasma Process-Induced Damage*, 1996, pp. 7–10.
- 510 [18] C. T. Gabriel and M. G. Weling, "Gate oxide damage reduction using a  
511 protective dielectric layer," *IEEE Electron Device Lett.*, vol. 15, no. 8,  
512 pp. 269–271, Aug. 1994.
- 513 [19] I. Repins, M. A. Contreras, B. Egaas, C. DeHart, J. Scharf, C. L. Perkins,  
514 B. To, and R. Noufi, "19.9%-efficient ZnO/CdS/CuInGaSe<sub>2</sub> solar cell  
515 with 81.2% fill factor," *Prog. Photovolt.: Res. Appl.*, vol. 16, no. 3,  
516 pp. 235–239, May 2008.
- 517 [20] S. Wolf and R. N. Tauber, *Silicon Processing for the VLSI Era. 2, Process*  
518 *Integration*. Sunset Beach, CA: Lattice Press, 1990.
- 519 [21] F. Kessler and D. Rudmann, "Technological aspects of flexible CIGS solar  
520 cells and modules," *Sol. Energy*, vol. 77, no. 6, pp. 685–695, Dec. 2004.
- 521 [22] H. Ali, "Stress-induced parametric shift in plastic packaged devices,"  
522 *IEEE Trans. Compon., Packag., Manuf. Technol. B*, vol. 20, no. 4, pp. 458–  
523 462, Nov. 1997.
- 524 [23] S. M. Hu, "Stress-related problems in silicon technology," *J. Appl. Phys.*,  
525 vol. 70, no. 6, pp. R53–R80, Sep. 1991.
- 526 [24] X. Llopart, R. Ballabriga, M. Campbell, L. Tlustos, and W. Wong,  
527 "Timepix, a 65k programmable pixel readout chip for arrival time, energy  
528 and/or photon counting measurements," *Nucl. Instrum. Methods Phys.*  
529 *Res. A*, vol. 581, no. 1/2, pp. 485–494, Oct. 2007.
- 530 [25] Y. H. Lee, R. Nachman, K. Seshan, D. C. Kau, and N. Mielke, "Role of  
531 hydrogen anneal in thin gate oxide for multi-metal-layer CMOS process,"  
532 in *Proc. Int. Rel. Phys. Symp.*, 2000, pp. 186–190.
- 533 [26] C. Y. Shi, Y. Sun, Q. He, F. Y. Li, and J. C. Zhao, "Cu(In,Ga)Se<sub>2</sub> solar  
534 cells on stainless-steel substrates covered with ZnO diffusion barriers,"  
535 *Sol. Energy Mater. Sol. Cells*, vol. 93, no. 5, pp. 654–656, May 2009.
- 536 [27] B. W. Ward, J. A. Notte, and N. P. Economou, "Helium ion microscope:  
537 A new tool for nanoscale microscopy and metrology," *J. Vac. Sci. Technol.*  
538 *B, Microelectron. Nanometer Struct.*, vol. 24, no. 6, pp. 2871–2874,  
539 Nov. 2006.
- 540 [28] J. Lu, W. Liu, A. Y. Kovalgin, Y. Sun, and J. Schmitz, "Materials char-  
541 acterization of CIGS solar cells on top of CMOS chips," in *Proc. MRS*  
542 *Spring Meeting*, 2011, to be published.
- 543 [29] J. A. Thornton, "Influence of apparatus geometry and deposition conditions  
544 on the structure and topography of thick sputtered coatings," *J. Vac.*  
545 *Sci. Technol.*, vol. 11, no. 4, pp. 666–670, Jul. 1974.
- 546 [30] R. F. Bunshah, "Structure/Property relationships in evaporated thick films  
547 and bulk coatings," *J. Vac. Sci. Technol.*, vol. 11, no. 4, pp. 633–638,  
548 Jul. 1974.
- 549 [31] S. Nishiwaki, T. Satoh, Y. Hashimoto, T. Negami, and T. Wada, "Prepara-  
550 tion of Cu(In,Ga)Se<sub>2</sub> thin films at low substrate temperatures," *J. Mater.*  
551 *Res.*, vol. 16, no. 2, pp. 394–399, 2001.
- [32] W. Liu, J. G. Tian, Q. He, F. Y. Li, C. J. Li, and Y. Sun, "The influence of  
552 alloy phases in the precursors on the selenization reaction mechanisms,"  
553 *J. Phys. D, Appl. Phys.*, vol. 42, no. 12, p. 125 303, Jun. 2009.
- [33] M. A. Contreras, M. J. Romero, and R. Noufi, "Characterization of  
554 Cu(In,Ga)Se<sub>2</sub> materials used in record performance solar cells," *Thin*  
555 *Solid Films*, vol. 511/512, pp. 51–54, Jul. 2006.
- [34] W. N. Shafarman and J. Zhu, "Effect of substrate temperature and depo-  
556 sition profile on evaporated Cu(InGa)Se<sub>2</sub> films and devices," *Thin Solid*  
557 *Films*, vol. 361/362, pp. 473–477, Feb. 2000.
- [35] C. A. Kaufmann, A. Neisser, R. Klenk, and R. Scheer, "Transfer of  
558 Cu(In,Ga)Se<sub>2</sub> thin film solar cells to flexible substrates using an in situ  
559 process control," *Thin Solid Films*, vol. 480/481, pp. 515–519, Jun. 2005.
- [36] Model 4200-SCS Reference Manual, Keithley, Cleveland, OH, 2010.  
560 [Online]. Available: <http://www.keithley.com/>
- [37] M. Bhushan, A. Gattiker, M. B. Ketchen, and K. K. Das, "Ring oscillators  
561 for CMOS process tuning and variability control," *IEEE Trans. Semicond.*  
562 *Manuf.*, vol. 19, no. 1, pp. 10–18, Feb. 2006.
- [38] T. Holy, J. Jakubek, S. Pospisil, J. Uher, D. Vavrik, and Z. Vykydal,  
563 "Data acquisition and processing software package for Medipix2," *Nucl.*  
564 *Instrum. Methods Phys. Res. A*, vol. 563, no. 1, pp. 254–258, Jul. 2006.

**Jiwu Lu**, photograph and biography not available at the time of publication. 572



**Wei Liu** received the Ph.D. degree in condensed  
573 matter physics from Nankai University, Tianjin,  
574 China, in 2007.

In 2007, she joined Nankai University, as Assis-  
576 tant Professor, to work on CIGS thin-film material  
577 and devices. Since 2009, she has been an Associated  
578 Professor with the Institute of Photo-electronic Thin  
579 Film Device and Technology, Nankai University,  
580 where her work focuses on thin-film growth kinetics  
581 and reaction mechanisms of CIGS material, CIGS-  
582 based photovoltaic device physics, optimizing device  
583 design, and photoelectrical characterizations of compound thin-film material  
584 (CIGS, ZnO, CdS, and Mo). She contributed to more than 30 reviewed  
585 academic journal and conference proceeding papers. 586

**Alexey Y. Kovalgin**, photograph and biography not available at the time of  
587 publication. 588



**Yun Sun** received the B.Sc. degree in electronic  
589 physics from Nankai University, Tianjin, China, 590  
591 in 1982.

He is a Full Professor with the Institute of Photo-  
592 electronic of Thin Film Device and Technology,  
593 Nankai University, and the group leader of the CIGS  
594 Solar Cell Research Group. Since 1987, he has been  
595 mainly focusing on a-Si and CIGS thin-film solar cell  
596 research. He is the leader of the National 863 Key  
597 project of China. He developed and built the CIGS  
598 thin-film experimental platform in Nankai University  
599 and the pilot line in Tianjin City, which successfully realized the device-quality  
600 CIGS solar cell of submodule size and industry large-size module, respectively. 601  
602 Both of them have leading PV conversion efficiency in China. He has authored  
603 or coauthored more than 100 reviewed papers. He is the holder of five patents. 603

Prof. Sun is a member of the Executive Council of the Chinese Vacuum  
604 Society, the President of the Vacuum Society Council of Tianjin, and a member  
605 of the PV Solar Committee of the Chinese Renewable Energy Society. He  
606 served as an Editor for *Solar Cell Energy Journal (Chinese)*, *Solar Energy*  
607 *(Chinese)*, and *Vacuum (Chinese)*. 608

**Jurrian Schmitz** (M'02–SM'05), photograph and biography not available at  
609 the time of publication. 610