

Integration of Solar Cells on Top of CMOS Chips Part I: a-Si Solar Cells

Jiwu Lu, Alexey Y. Kovalgin, Karine H. M. van der Werf, Ruud E. I. Schropp, *Member, IEEE*, and Jurriaan Schmitz, *Senior Member, IEEE*

Abstract—We present the monolithic integration of deep-submicrometer complementary metal–oxide–semiconductor (CMOS) microchips with a-Si:H solar cells. Solar cells are manufactured directly on the CMOS chips. The microchips maintain comparable electronic performance, and the solar cells show efficiency values above 7%. The yield of photovoltaic cells on planarized CMOS chips is 92%. This integration allows integrated energy harvesting using established process technologies and, as such, is an important step toward wireless autonomous microsystems (i.e., “smart dust”).

Index Terms—Above integrated circuit (IC), amorphous Si (a-Si), complementary metal–oxide–semiconductor (CMOS), energy harvesting, energy scavenging, monolithic integration, photovoltaic (PV) cells, solar cells, ubiquitous computing.

I. INTRODUCTION

UBIQUITOUS computing [1] requires the development of the so-called smart dust [2], i.e., wireless autonomous sensor nodes. One core challenge to such long-lived wireless pervasive systems is their power supply. Cable wiring is prohibitively expensive and impractical. Contemporary batteries can only supply very little total energy ($\sim 1\text{--}3\text{ J/mm}^3$) until they run out, and their lifetime is anyway limited to 1–3 years [3], [4], which is shorter than the typical physical lifetime of sensors and electronics.

However, some continuously operated integrated circuits (ICs) were reported to draw less power than $1\ \mu\text{W/mm}^2$ [5]. The time-averaged power consumption can be even lower by running at a low duty cycle. At such power consumption levels, the harvesting (or “scavenging”) of energy from the direct surroundings becomes an option. Energy sources include sunlight, wind, electromagnetic fields, temperature gradients, and mechanical vibrations [6].

A comparison of energy-harvesting techniques is presented in Table I. The table is limited to approaches that are likely complementary metal–oxide–semiconductor (CMOS) compat-

ible. This compatibility allows a high level of integration, which is a prerequisite for low-cost mass fabrication. The performance comparison is made per surface area (as in [7]), because CMOS power consumption scales with chip area. The table makes clear that solar cells can provide competitive power levels even in an indoor environment. In addition, an alternating-current-to-direct-current (dc) conversion is required for most alternatives but not for photovoltaics (PVs).

In this paper, we show that a thin-film amorphous-silicon (a-Si) solar cell can be manufactured directly on a CMOS chip. Lu *et al.* [15] describes the first results of such experiments. The monolithic integration of solar cells was presented on top of unpackaged 0.13- and 0.25- μm CMOS dies. Here, the motivation and background considerations are expanded, and an additional experimental detail is given. We also present new experiments on different CMOS generation (0.18 μm), ring-oscillator (RO) test results, and an improved integration process, leading to the better performance of the solar cells on CMOS in terms of efficiency and yield.

II. CHOICE OF TECHNOLOGY

A. Solar-Cell Technologies

On the size scale of microchips, thin-film solar cells can be considered the most mature one of the technologies listed in Table I. They offer both long-term reliability (> 20 years) and low-cost mass production. From the system perspective, their merits include the delivery of dc power and output voltage hardly dependent on the illumination intensity. Last but not the least, the PV power generation will scale with chip area, similar with the power consumption of a chip.

For indoor-light energy harvesting, the choice of solar-cell technology is critical. By employing monocrystalline-silicon (c-Si) solar cells for indoor energy harvesting, researchers found that the indoor efficiency of c-Si is only 10%–40% of outdoor efficiency, due to a mismatch of the c-Si band gap with the indoor fluorescent light spectrum [9], [16]–[18].

In Table II, one can see that c-Si solar cells have relatively poor indoor efficiency. Other technologies such as a-Si or copper–indium–gallium–selenide (CIGS) solar cells can maintain an efficiency value of around 7% under indoor-light illumination.

Other considerations further narrow down the options for solar-cell integration on CMOS. We discarded CdTe-based cells in view of the environmental concerns with cadmium, which might hamper industrialization (the replacement of lead in solder has been a painstaking process in the electronics industry 84

Manuscript received January 27, 2011; revised April 1, 2011; accepted April 3, 2011. This work was supported by the Dutch Technology Foundation under Project TET.6630 “Plenty of Room at the Top.” The review of this paper was arranged by Editor A. G. Aberle.

J. Lu, A. Y. Kovalgin, and J. Schmitz are with the MESA+ Institute for Nanotechnology, University of Twente, 7500 Enschede, The Netherlands (e-mail: j.schmitz@utwente.nl).

K. H. M. van der Werf and R. E. I. Schropp are with the Faculty of Science, Debye Institute for Nanomaterials Science, Section Nanophotonics, Utrecht University, 3508 Utrecht, The Netherlands (e-mail: R.E.I.Schropp@uu.nl).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2011.2143716

TABLE I

COMPARISON BETWEEN (PRESUMABLY CMOS COMPATIBLE) ENERGY HARVESTERS AND THAT BASED ON THE a-Si SOLAR CELL. FOR THE ENERGY HARVESTERS USING MECHANICAL VIBRATION, ONLY THOSE MATCHING GENERAL VIBRATION SOURCES [6] ARE INCLUDED

Harvester	Reference	area (mm ²)	power/area (μW/mm ²)	Requirements
a-Si solar cell, outdoor	van Veen [8]	13	72	AM1.5 (sunlight)
a-Si solar cell, indoor	Van Veen [8] Reich [9]	13	0.07~0.7	Indoor lighting, 1-10 W/m ²
Piezoelectric	Elfrink[10]	49	0.49	Good frequency match required
Electromagnetic	Jones [11]	99	0.37	
Electrostatic	Arakawa [12]	400	0.015	
Thermo-electric	Böttner [13]	1.12	0.6	Gradient > 5 °C
Micro-windmill	Holmes [14]	113	0.02	5 m/s wind speed

TABLE II

SOLAR-CELL EFFICIENCY AT OUTDOOR (AM 1.5) AND INDOOR-LIGHT ILLUMINATION CONDITIONS. THE INDOOR LIGHT IS A REDUCED-INTENSITY AM 1.5 SPECTRUM; THE c-Si AND a-Si SOLAR CELLS ARE COMMERCIAL PRODUCTS, AND THE OTHERS ARE LABORATORY SAMPLES. DATA ARE FROM [9] AND [19]

Light intensity	Bulk solar cells		Thin-film solar cells			
	c-Si	GaAs	Photo-chemical	CdTe	a-Si	CIGS
Outdoor 1 kW/m ²	12.5%	12.4%	4.0%	4.7%	7.5%	12.9%
Indoor 10 W/m ²	3.2%	8.7%	4.7%	3.7%	6.7%	7.7%





Fig. 1. Envisaged autonomous microchip comprising of a PV cell for energy collection, power management circuits, integrated energy storage (e.g., high-density capacitor or solid-state battery) and low-power circuits. The PV cell can be realized on the chip's front or back side.

85 [20]). Photochemical-dyed solar cells, as well as the currently
86 known polymer solar cells, have stability concerns over the
87 microsystem's envisaged lifetime [21], [22].

88 Thus, we ended up with a-Si and CIGS solar cells as the
89 most attractive candidates for the monolithic integration. CIGS-
90 based cells have the highest efficiency among the existing (thin
91 film and monojunction) types, be it at relatively high process
92 temperatures [23]. In addition, a-Si solar cells perform very
93 well at indoor-light-illumination conditions. The a-Si approach
94 can be expanded to create tandem cells for higher efficiency
95 and output voltage. For both CIGS and a-Si technologies,
96 the production equipment is suitable for low-cost monolithic
97 integration on CMOS. The work of CIGS integration on CMOS
98 is presented in Part II.

99 B. Monolithic Integration

100 There are two approaches to realize a solar-cell-based energy
101 harvester: hybrid assembly and monolithic integration. Hybrid
102 assembly is off the shelf, allows rapid prototyping, and offers
103 the freedom of using different sizes for the energy-generating
104 and energy-consuming parts.

105 On the other hand, monolithically integrated devices bear
106 the promise of a smaller overall size and reduced manufac-
107 turing cost per system. The existing silicon wafer can be
108 used as the photoconversion medium on bulk silicon [24] or
109 silicon-on-insulator [25]. Our approach is along the "Above-IC"
110 processing philosophy (see, e.g., [26]). By creating a PV cell
111 above an existing IC, the transistor and interconnect density are
112 uncompromised, and freedom of choice appears for the solar-
113 cell technology; note that the indoor efficiency of c-Si cells is
114 limited.

Our work follows up on earlier integration results of a-Si
115 photodiodes on CMOS [27]–[29], which show that a-Si p-n
116 and p-i-n diodes can be successfully integrated in an above-IC
117 approach. However, the current objective is more challenging,
118 although partly the same materials are involved. First, we
119 aim to combine standard CMOS with standard PV processing,
120 assuming that the two may take place in different manu-
121 facturing facilities. Second, photodiodes operate in a signif-
122 icantly different environment in terms of temperature, light
123 intensity, and, hence, current density. Finally, in this paper,
124 we show, i.e., both for the CMOS and solar-cell parts, direct
125 functionality comparisons between stand-alone and integrated
126 samples.

127
128 Fig. 1 shows the monolithic integration of a solar cell on a
129 chip by "above-IC" CMOS postprocessing. The daisy-chained
130 solar cells convert light into electricity, and the generated power
131 is supplied to the underneath CMOS chips by the vias and alu-
132 minum leads. The chip electronics, in addition to the low-power
133 functional circuits, include the energy storage and management
134 modules (common to all energy-harvesting systems). Tempo-
135 rary energy storage can be provided using an integrated high-
136 density capacitor or a solid-state battery. One likely approach
137 (not pursued in this paper) is to employ the upper interconnect
138 layers of the CMOS chip to this purpose. Between the CMOS
139 chips and the solar cell, an intermediate film (or stack of films)
140 is required to serve three purposes: for electrical insulation, to
141 create a diffusion barrier against impurity contamination, and
142 for better adhesion.




Fig. 2. Schematic view of the a-Si:H n-i-p solar cell on top of a CMOS chip (not to scale).

III. SAMPLE FABRICATION

143

144 The experimental approach reported in this paper consisted
145 of six steps:

- 146 1) the electrical pretest of the CMOS chip;
- 147 2) the deposition of chip protection films;
- 148 3) solar-cell deposition;
- 149 4) solar-cell characterization;
- 150 5) removal of the solar cell and the protection films only for
151 Cu process control modules (PCMs);
- 152 6) the final electrical test of the CMOS chip.

153 A schematic cross-sectional view of the realized a-Si:H n-i-p
154 solar cell on a CMOS chip (i.e., after step 4) is shown in Fig. 2.
155 In this section, the sample fabrication is further detailed.

156 The above procedures were carried out on a variety of CMOS
157 samples from different manufacturers, so as to investigate the
158 generic applicability of our integration approach. The start-
159 ing substrates were as follows. One type of substrates is the
160 Timepix chip [30]. This is a CMOS chip processed in six-
161 metal 0.25- μm technology utilizing shallow trench isolation
162 and an aluminum interconnect. The second type is a six-metal
163 0.18- μm CMOS chip with an Al interconnect, where saw-
164 line PCMs with ROs were characterized. The third CMOS
165 generation studied is a 0.13- μm CMOS chip with a copper
166 interconnect. We used PCMs processed up to the first metal.
167 These three types of CMOS substrates are labeled as Timepix,
168 Ringo, and Cu-PCM, respectively, in the remainder of this
169 paper. For reference, the solar cells were also deposited on a
170 surface-textured Asahi U-type SnO:F-coated glass.

171 To make a fair comparison, a sample holder (see the left side
172 in Fig. 3) was designed to fabricate the solar cells on all three
173 CMOS chips and the glass reference in the same run, with the
174 same process conditions. In addition, one CMOS chip (the Cu-
175 PCM) was positioned upside down, to deposit the solar cell on
176 the back side. The sample holder, including the samples, and
177 the final devices, are shown in Fig. 3.

A. Planarization of the Chip Surface

179 The glass plates employed in conventional solar-cell produc-
180 tion have well-chosen surface roughness. A slightly textured
181 surface is used as it aids in the in-coupling and scattering




Fig. 3. Realized samples with a-Si solar cells. A, B, C, D, and E indicate the glass-reference plates, Timepix, Cu-PCM (i.e., the solar cell made on the front side and the solar cell made on the back side), and Ringo chips, respectively. The patterning is realized by a stainless-steel shadow mask.




Fig. 4. Surface profile of the Ringo chip before and after the BCB polymer planarization layer.

of incoming light. However, excess roughness will lead to 182
problems with the step coverage of the thin-film stack. 183

The interconnect of CMOS chips is normally planarized, 184
except for the uppermost layers. Topography exists due to the 185
upper metal layer and the patterned scratch protection layer. 186
We found that the topography on unprepared CMOS chips is 187
too high to be negligible. We also processed solar cells on 188
the backside of CMOS chips; also on that side, considerable 189
topography is found, depending on the pretreatment (such as 190
backlapping). 191

Earlier work on a-Si solar-cell integration on Timepix and 192
Cu-PCM chips showed no direct impact of roughness on the 193
solar-cell efficiency [15], but the Ringo chips exhibit even 194
higher topography (see Fig. 4). Therefore, we chose to pla- 195
narize the Ringo-chip surface by benzocyclobutene (BCB) [31]. 196
2.8- μm BCB was spin coated and then cured in a varying- 197
temperature process peaking at 350 $^{\circ}\text{C}$. A surface profilometer 198
measurement on the Ringo chip before and after planariza- 199
tion is shown in Fig. 4. Sufficient planarization is achieved, 200
as later confirmed from PV performance measurements (see 201
Section IV-B). 202

B. Passivation Layer Deposition

203

Before the solar-cell integration, a proper passivation layer 204
needs to be applied to the chip surface, to prevent the chips from 205
possible damage or contamination. In this paper, an optional 206
100-nm-thick magnetron-sputtered TiW layer (used later as an 207
etch-stop layer), a 500-nm plasma-enhanced-chemical-vapor- 208
deposited (PECVD) SiO_2 layer, and a 250-nm PECVD Si_3N_4 209
layer were sequentially deposited on top of the CMOS chips. 210
Another optional 100-nm SiO_2 layer can be used to increase the 211




Fig. 5. Helium ion microscopy of an a-Si solar cell fabricated on top of the Timepix chip. The metal lines, via the CMOS chips, and the layer-by-layer structure of the a-Si solar cell on top of the chip can be seen.

adhesion of the solar-cell bottom electrode. On the back side of the chips, only the SiO_2 and Si_3N_4 layers were deposited. The deposition of these layers did not affect the underneath CMOS chip, as verified in dedicated experiments following the same procedure as designed in Section V. After the chip passivation, 1 μm of Al was further deposited as a part of the bottom electrode of the solar cells. This layer is not strictly necessary, but it lowers the series resistance and allows easy probing for current–voltage (J – V) characterization.

C. Solar-Cell Deposition

The a-Si:H solar cells were realized at Utrecht University (UU) using a well-established process, which was detailed in [8]. Briefly, the a-Si:H cell fabrication comprised the following steps. First, 200 nm of Ag and 100 nm of ZnO:Al were deposited by means of radio-frequency (RF) magnetron sputtering, using a multitarget sputter tool. Second, n-type, intrinsic, and p-type a-Si layers were sequentially deposited by PECVD in a multichamber system [32]. The silicon layer thicknesses are 30, 350, and 24 nm, respectively. During the deposition, the processing temperature did not exceed 200 °C. Finally, an 80-nm-thick indium–tin–oxide (ITO) layer was RF sputter deposited as the solar-cell top electrode.

Three process adaptations were made compared with the previous work [15]. The p-type Si layer is now microcrystalline rather than amorphous. The realized samples were optionally annealed at 140 °C in an N_2 ambient for 16 h, and the optional Au grid mentioned in [15] has not been employed for the new experiments, at the expense of solar-cell efficiency, for better comparison. In addition, the active area of the realized solar cells is now 0.16 cm^2 for all samples.

Fig. 5 shows a cross-sectional image of a realized solar cell on a Timepix chip, where the image was obtained with a helium ion microscope [33]. Images taken from the glass-reference cells confirm that the layers are structurally similar.

D. Solar-Cell Deprocessing

After the current density–voltage (J – V) characterization of the integrated solar cells for chips, which needed the electrical characterization again, all the functional and passivation layers




Fig. 6. J – V curves of solar cells with the highest efficiency on the reference sample and on different CMOS chips under AM 1.5 illumination. All solar cells were integrated on the chip’s front side.

were removed from the Cu-PCM chips, to open the bond pads 250 and to enable the electrical testing of the underlying devices 251 (i.e., MOS field-effect transistors (MOSFETs) and MOS capac- 252 itors). For deprocessing, an HCl solution was used to remove 253 the ITO, ZnO:Al, and Ag films; a 25% Tetramethylammonium 254 hydroxide solution was applied for etching the a-Si:H layers; 255 Buffered HF was used for removing SiO_2 and Si_3N_4 ; phos- 256 phoric acid (85%) was applied to remove Al metallization; and 257 a hydrogen peroxide solution was used to remove TiW. 258

On the Timepix and Ringo chips, the solar cells can be kept 259 during CMOS retesting because the solar cells are deposited 260 away from the relevant bond pads using a shadow mask. 261

IV. EXPERIMENTAL RESULTS

In this section, we present the solar-cell performance, includ- 263 ing the solar-cell efficiency and yield. 264

A. PV-Cell Functionality

The J – V measurements have been done at UU to char- 266 acterize solar cells on the reference glass substrate and the 267 CMOS chips. The measurements were performed under a 268 100- mW/cm^2 Air Mass (AM) 1.5 condition. 269

Fig. 6 shows the J – V curves of the solar cell with the best 270 efficiency on the glass-reference cell and the solar cell inte- 271 grated on the front-side of different generation CMOS chips. 272 Fig. 7 shows the J – V comparison of a solar cell integrated on 273 the same type of a CMOS chip from [15] and this paper. From 274 the J – V curves, the important parameters, i.e., related to the 275 PV performance of the solar cells, were extracted and listed in 276 Table III. 277

In Fig. 6, it is seen that the current density of the solar cell 278 on glass and CMOS shows proper exponential increase with the 279 bias voltage [34]. In Fig. 7, one can see that there is no S shape 280 around the open voltage V_{oc} anymore compared with [15]. This 281 indicates that our new process using a microcrystalline-silicon 282 p-type layer and an annealing process at 140 °C in N_2 can 283 guarantee an ohmic contact between the functional Si layers 284 and the ITO electrode. 285

The series resistance R_s of the solar cells in the new ex- 286 periment is 16 Ωcm^2 (see Table III), which is less than half 287 the value obtained in previous work [15]. The reduction of 288 series resistance is the main contribution of the efficiency 289 improvement of this paper compared with the work in [15]. 290




Fig. 7. J - V comparison under AM 1.5 illumination between the earlier work [15] and the new solar-cell experiment. For both runs, the a-Si solar cells are integrated on the back side of the Cu-PCM chip.

TABLE III
PARAMETERS OF a-Si:H SOLAR CELLS ON DIFFERENT SUBSTRATES (ALL THE MEASUREMENTS ARE DONE UNDER AM 1.5 ILLUMINATION AND ALL THE CELLS HAVE AN ACTIVE AREA OF 0.16 cm²). FOR COMPARISON, THE FIRST FOUR SAMPLES ARE FROM THIS PAPER, AND THE LAST TWO ROWS SHOW THE RESULTS FROM OUR PREVIOUS WORK [15]

Samples	Efficiency	J_{sc} mA/cm ²	V_{oc} V	FF	R_s Ω cm ²	R_p Ω cm ²
Glass	7.9%	16.4	0.86	0.56	12	623
Ringo chip planarized	7.1%	15.2	0.88	0.53	14	756
Cu-PCM chip front-side	6.4%	13.4	0.88	0.54	16	784
Cu-PCM chip, backside	6.4%	13.6	0.87	0.54	16	837
Cu-PCM chip, backside [15]	5.2%	11.3	0.88	0.52	44	1324
Timepix, front-side [15]	5.2%	11.1	0.88	0.54	41	748

291 Table III further shows that the solar-cell efficiency can
292 be well above 5% on different generation CMOS chips. For
293 the BCB-planarized Ringo chips, 7.1% efficiency is achieved.
294 Compared with the earlier work [15], the efficiency gap be-
295 tween glass and CMOS has diminished from 2.8% to less than
296 1% (BCB planarized). The remaining 1% gap is due to the fact
297 that the reference cells intentionally have a diffusely scattering
298 textured silver back reflector, which enhances the optical light
299 trapping in the device [27], whereas the cells on the CMOS
300 chips have a more specular back reflector. The thickness of
301 the active absorber layer is the same in both cells; hence,
302 the collection performance is the same. For these reasons, on
303 CMOS chips, J_{sc} is lower, whereas the fill factor is the same
304 as for the reference cells. Indeed, from the second column of
305 Table III, we can see that the short-circuit current J_{sc} on glass
306 is higher than that on CMOS chips.

307 B. Solar-Cell Efficiency and Yield

308 As discussed in Section III-A, the surface profile amplitude
309 of the CMOS chip is different from that of the glass substrate
310 in our previous work [15]. Fig. 8 shows the surface profile am-
311 plitude for the used CMOS chips. Fig. 9 shows the solar cells'
312 best efficiency as a function of the surface profile amplitude.
313 As in [15], the efficiency of a-Si solar cells is not influenced by




Fig. 8. Surface topography of as-fabricated different-type CMOS chips, which are measured by a profilometer.




Fig. 9. Efficiency of a-Si:H solar cells deposited on CMOS chips with different surface topography. In both experiments, the a-Si:H solar cell maintains its efficiency on a very rough surface.

TABLE IV
YIELD OF a-Si SOLAR-CELL INTEGRATION ON TOP OF CMOS CHIPS OF DIFFERENT SURFACE AMPLITUDE FROM PREVIOUS WORK [15] AND THIS PAPER. ONLY SOLAR CELLS ON GLASS FROM THE PREVIOUS WORK [15] HAVE AN ACTIVE AREA OF 0.13 cm², WHEREAS THE OTHERS HAVE AN ACTIVE AREA OF 0.16 cm²

Substrate	# cells tested	Surface profile amplitude (nm)	Previous work [15]	Yield This work
Glass	49	250	75%	92%
Ringo	24	150	No data	92%
Cu-PCM backside	9	500	44%	89%
dummy	16	700	19%	No data
Timepix frontside	4	1230	25%	0%

surface profile amplitude, indicating a good step coverage of all
solar-cell thin-film layers.

It is well known that the solar-cell yield is related to substrate roughness [35]. In Table IV, the solar-cell yield is summarized. It is clear that, if the surface profile amplitude is less than 500 nm, the yield is hardly influenced. However, for a profile larger than 1 μm, the yield drops down to 25%. The yield of the BCB-planarized samples reached 92% and was closed to that of the textured-glass reference cell. This result also coincides with the findings in [35].

V. CMOS PERFORMANCE AFTER SOLAR-CELL INTEGRATION

In this section, the CMOS functionality after a-Si solar-cell integration is addressed. Capacitance-voltage (C - V) and I - V measurements are reported on the Cu-PCM chips, which is




Fig. 10. (Left) Typical C - V curves of a MOS capacitor before and after a-Si:H solar-cell integration on the chip's front side. (Right) I - V curves of an n-channel MOS transistor before and after the same postprocessing. The inset shows the threshold voltage shift statistics of eight transistors.

329 followed by the tests of the functionality of CMOS ROs and
330 a full mixed-signal CMOS circuit (Timepix).

331 A. C - V and I - V Measurements on the Cu-PCM Chips

332 The C - V curves of MOS capacitors and the I - V curves
333 of MOS transistors were measured before and after the solar-
334 cell integration, using a Keithley 4200 SCS at the University of
335 Twente.

336 The MOS capacitor area was $1.44 \times 10^{-6} \text{ cm}^2$ with a gate
337 oxide thickness of 2.2 nm. All capacitance measurements were
338 carried out at a frequency of 1 MHz. The MOSFET has a gate
339 length of 130 nm. The drain-source voltage was 1 V, and the
340 source and the body were connected to ground for the transistor
341 measurements.

342 The a-Si solar cell can be integrated on the front or the back
343 side of the Cu-PCM chip, and electrical characterization has
344 been done on both of them. An almost identical performance
345 has been observed for both; therefore, only the results for the
346 front-side integration are shown here.

347 Fig. 10 shows no visible difference on the C - V curves of
348 the MOS capacitor and the I - V curves of the MOS transistor
349 before and after the solar-cell front-side integration.

350 From the C - V and I - V curves, the key performance para-
351 meters were derived: the gate leakage current and drain satura-
352 tion current (i.e., I_{leak} and I_{on} , respectively, which were both
353 obtained at $V_{GS} = 1 \text{ V}$), the OFF-state current I_{off} , the threshold
354 voltage V_{th} , and the subthreshold swing S . The values averaged
355 over eight transistors are shown in Table V. After the solar-
356 cell integration, the changes of all the parameters are small.
357 The most significant shift is observed for the threshold voltage
358 of the front-side integrated solar cell. The absolute average
359 value of this change ($\sim 5 \text{ mV}$) is quite acceptable in view of
360 similar V_{th} shifts encountered after conventional packaging
361 processes [36].

362 B. Functionality of CMOS ROs

363 A RO is widely used as a tool to characterize CMOS per-
364 formance [37]. In our experiments, the power consumption and
365 the output frequency versus the enable voltage of a 17-stage RO
366 have been measured before and after the solar-cell integration
367 by Keithley 4200 SCS and an Agilent/HP 54642A oscilloscope.

TABLE V
MOSFET PARAMETERS BEFORE AND AFTER a-Si:H SOLAR-CELL
INTEGRATION ON THE CHIP'S FRONT SIDE (VALUES
AVERAGED OVER EIGHT TRANSISTORS)

	Before Processing	After solar cell integration	Absolute change	Relative change
I_{leak} (μA)	17.11	17.16	0.05	0.2%
I_{on} (mA)	8.21	8.39	0.19	2.5%
I_{off} (nA)	745	744	1	0.1%
V_{th} (mV)	-127	-122	5	3.9%
S (mV/dec)	80	80	0	0.0%




Fig. 11. (Left) Power consumption and (right) output frequency versus enable voltage of the RO before and after the a-Si solar-cell integration. The RO is read out via an embedded 512-times frequency divider.

TABLE VI
DIGITAL AND ANALOG TEST RESULTS OF THE TIMEPIX CHIP BEFORE AND
AFTER a-Si:H SOLAR-CELL INTEGRATION ON THE CHIP'S FRONT SIDE

	Digital Testing		Analog Testing	
	Bad columns (out of 256)	Bad pixels (out of 65536)	Bad columns (out of 256)	Bad pixels (out of 65536)
Before integration	8	2127	9	2875
After integration	9	2258	12	4578

The RO includes a 512-times divider to reduce frequency at the 368
output. The results are shown in Fig. 11. 369

One can observe that there is no significant impact of the 370
integration on the RO performance both in terms of power 371
consumption and oscillating frequency. 372

373 C. Functionality of the Timepix Chip

The Pixelman software [38] and an automated probe station 374
were employed for functional testing of the Timepix chips at the 375
Nikhef Institute in Amsterdam, The Netherlands. The program 376
tests the functionality of analog CMOS circuitry arranged in 377
256 columns of 256 pixels. Each pixel contains 550 transistors. 378
It should be noted that the postprocessed chips were of a 379
lower quality category than those normally used. A fraction 380
of the pixels and columns therefore malfunction before solar- 381
cell integration. A summary of the test results is presented in 382
Table VI. 383

384 The number of bad columns for both the digital and analog
 385 tests increased marginally; 98.8% of the chip pixels were unaf-
 386 fected by the solar-cell integration. The change is insignificant
 387 according to Timepix test experts, on the basis of test repetition
 388 experience. Like the findings with Cu-PCM and Ringo chips,
 389 the Timepix results indicate the possibility of postintegrating
 390 solar cells above standard CMOS circuits.

391 VI. CONCLUSION

392 In this paper, we have successfully integrated a-Si:H n-i-p
 393 solar cells on CMOS chips by postprocessing. The solar cells
 394 on-chip showed an efficiency value around 7.1% under AM 1.5
 395 irradiation conditions. This efficiency is comparable with that
 396 of the glass reference and can be further increased by texturing
 397 the underlying CMOS or the solar cell's bottom electrode. The
 398 cell yield is equally high on glass and on BCB-planarized
 399 CMOS.

400 For postprocessing, we used unpackaged CMOS chips
 401 of three generations. Results are presented on 0.13- μ m
 402 (Cu-backend) CMOS microchips with PCM test structures,
 403 0.18- μ m-technology (Al back end) 17-stage ROs, and 0.25- μ m
 404 (Al back end) CMOS ICs (Timepix). All three microchips
 405 showed unaffected CMOS performance after postprocessing.

406 ACKNOWLEDGMENT

407 The authors would like to thank R. Wolters of NXP Semi-
 408 conductors (NXP) and the University of Twente, K. Reimann
 409 of NXP, E. Timmering of Philips, and V. B. Carballo, J. Melai,
 410 and B. Rajasekharan of the University of Twente for numer-
 411 ous suggestions and help; C. Juffermans and G. Koops of
 412 NXP for providing Cu-PCM CMOS samples; K. van Dijk and
 413 A. Schussler of NXP for the supply and help with Ringo chips;
 414 Michael Campbell of the European Organization for Nuclear
 415 Research and J. Timmermans of National Institute for Nuclear
 416 and High Energy Physics (Nikhef) for supplying Timepix chips;
 417 Y. Bilevych, M. Fransen, and W. Koppert of Nikhef for testing
 418 them; and G. Hlawacek and R. Van Gastel of the University of
 419 Twente for taking the Helium ion microscope picture.


420 REFERENCES

421 [1] M. Weiser, "The computer for the twenty-first century," *Sci. Amer.*,
 422 vol. 265, no. 3, pp. 94–104, 1991.
 423 [2] B. Warneke, M. Last, B. Liebowitz, and K. S. J. Pister, "Smart dust:
 424 Communicating with a cubic-millimeter computer," *Computer*, vol. 34,
 425 no. 1, pp. 44–51, Jan. 2001.
 426 [3] M. Armand and J. M. Tarascon, "Building better batteries," *Nature*,
 427 vol. 451, no. 7179, pp. 652–657, Feb. 2008.
 428 [4] V. Pop, H. J. Bergveld, P. H. L. Notten, and P. P. L. Regtien, "State-of-the-
 429 art of battery state-of-charge determination," *Meas. Sci. Technol.*, vol. 16,
 430 no. 12, p. R93, Dec. 2005.
 431 [5] S. Hanson, Z. Foo, D. Blaauw, and D. Sylvester, "A 0.5 V sub-microwatt
 432 CMOS image sensor with pulse-width modulation read-out," *IEEE J.*
 433 *Solid-State Circuits*, vol. 45, no. 4, pp. 759–767, Apr. 2009.
 434 [6] S. Roundy, D. Steingart, L. Frechette, P. Wright, and J. Rabaey, "Power
 435 sources for wireless sensor networks," *Wirel. Sens. Netw., Lecture Notes*
 436 *in Computer Science*, pp. 1–17, 2004.
 437 [7] R. J. M. Vullers, R. V. Schaijk, H. J. Visser, J. Penders, and C. V. Hoof,
 438 "Energy harvesting for autonomous wireless sensor networks," *IEEE*
 439 *Solid-State Circuits Mag.*, vol. 2, no. 2, pp. 29–38, Spring 2010.

[8] M. K. van Veen and R. E. I. Schropp, "Amorphous silicon deposited by 440
 hot-wire CVD for application in dual junction solar cells," *Thin Solid* 441
Films, vol. 403/404, pp. 135–138, Feb. 2002. 442
 [9] N. H. Reich, S. Y. Kan, W. G. J. H. M. van Sark, E. A. Alsema, S. Silvester, 443
 A. S. H. van der Heide, R. W. Lof, and R. E. I. Schropp, "Weak light 444
 performance and spectral response of different solar cell types," in *Proc.* 445
20th Eur. Photovoltaic Solar Energy Conf. Exhib., Barcelona, Spain, 2005, 446
 pp. 2120–2123. 447
 [10] R. Elfrink, V. Pop, D. Hohlfield, T. M. Kamel, S. Matova, C. De Nooijer, 448
 M. Jambunathan, M. Goedbloed, L. Caballero, M. Renaud, J. Penders, 449
 and R. van Schaijk, "First autonomous wireless sensor node powered by a 450
 vacuum-packaged piezoelectric MEMS energy harvester," in *IEDM Tech.* 451
Dig., 2009, pp. 543–546. 452
 [11] P. Glynne-Jones, M. J. Tudor, S. P. Beeby, and N. M. White, "An elec- 453
 tromagnetic, vibration-powered generator for intelligent sensor systems," 454
Sens. Actuators A, Phys., vol. 110, no. 1–3, pp. 344–349, Feb. 2004. 455
 [12] T. Tsutsumo, Y. Suzuki, N. Kasagi, and Y. Sakane, "Seismic power 456
 generator using high-performance polymer electret," in *Proc. 19th IEEE* 457
Int. Conf. Micro Electro Mech. Syst., 2006, pp. 98–101. 458
 [13] H. Böttner, J. Nurnus, A. Gavrikov, G. Kühner, M. Jägler, C. Künzel, 459
 D. Eberhard, G. Plescher, A. Schubert, and K.-H. Schlereth, "New 460
 thermoelectric components using microsystems technologies," *J. Micro-* 461
electromech. Syst., vol. 13, no. 3, pp. 414–420, Jun. 2004. 462
 [14] A. S. Holmes, G. Hong, K. R. Pullen, and K. R. Buffard, "Axial-flow 463
 microturbine with electromagnetic generator: Design, cfd simulation, and 464
 prototype demonstration," in *Proc. 17th IEEE Int. Conf. MEMS Tech.* 465
Dig., Maastricht, The Netherlands, pp. 568–571. 466
 [15] J. Lu, W. Liu, C. H. M. van der Werf, A. Y. Kovalgin, Y. Sun, 467
 R. E. I. Schropp, and J. Schmitz, "Above-CMOS a-Si and CIGS solar 468
 cells for powering autonomous microsystems," in *IEDM Tech. Dig.*, 2010, 469
 pp. 31.3.1–31.3.4. 470
 [16] A. Nasiri, S. A. Zabalawi, and G. Mandic, "Indoor power harvesting 471
 using photovoltaic cells for low-power applications," *IEEE Trans. Ind.* 472
Electron., vol. 56, no. 11, pp. 4502–4509, Nov. 2009. 473
 [17] A. Hande, T. Polk, W. Walker, and D. Bhatia, "Indoor solar energy 474
 harvesting for sensor network router nodes," *Microprocess. Microsyst.*, 475
 vol. 31, no. 6, pp. 420–432, Sep. 2007. 476
 [18] H. Shao, C.-Y. Tsui, and W.-H. Ki, "A micro power management system 477
 and maximum output power control for solar energy harvesting applica- 478
 tions," in *Proc. Int. Symp. Low Power Electron. Des.*, Portland, OR, 2007, 479
 pp. 298–303. 480
 [19] J. F. Randall and J. Jacot, "Is AM1.5 applicable in practice? Modelling 481
 eight photovoltaic materials with respect to light intensity and two spec- 482
 tra," *Renew. Energy*, vol. 28, no. 12, pp. 1851–1864, Oct. 2003. 483
 [20] Y. Li, K. S. Moon, and C. P. Wong, "Electronics without lead," *Science*, 484
 vol. 308, no. 5727, pp. 1419–1420, Jun. 2005. 485
 [21] A. Hinsch, J. M. Kroon, R. Kern, I. Uhlendorf, J. Holzbock, A. Meyer, 486
 and J. Ferber, "Long-term stability of dye-sensitised solar cells," *Progress* 487
Photovolt., Res. Appl., vol. 9, no. 6, pp. 425–438, 2001. 488
 [22] M. Jørgensen, K. Norrman, and F. C. Krebs, "Stability/degradation of 489
 polymer solar cells," *Solar Energy Mater. Solar Cells*, vol. 92, no. 7, 490
 pp. 686–714, Jul. 2008. 491
 [23] W. N. Shafarman and J. Zhu, "Effect of substrate temperature and depo- 492
 sition profile on evaporated Cu(InGa)Se₂ films and devices," *Thin Solid* 493
Films, vol. 361, pp. 473–477, 2000. 494
 [24] A. J. Mouthaan, "Integrated cascade of photovoltaic cells as a power 495
 supply for integrated circuits," *Sens. Actuators*, vol. 5, no. 4, pp. 285–292, 496
 Jul. 1984. 497
 [25] O. Bulteel, R. Delamare, and D. Flandre, "High-efficiency solar cell em- 498
 bedded in SOI substrate for ULP autonomous circuits," in *Proc. IEEE Int.* 499
SOI Conf., 2009, pp. 2.5.1–2.5.2. 500
 [26] J. Schmitz, "Adding functionality to microchips by wafer post- 501
 processing," *Nuclear Instrum. Methods Phys. Res.*, vol. 576, no. 1, 502
 pp. 142–149, Jun. 2007. 503
 [27] T. Lule, S. Benthien, H. Keller, F. Muetze, P. Rieve, K. Seibel, 504
 M. Sommer, and M. Bohm, "Sensitivity of CMOS based imagers and 505
 scaling perspectives," *IEEE Trans. Electron Devices*, vol. 47, no. 11, 506
 pp. 2110–2122, Nov. 2000. 507
 [28] J. A. Theil, "Advances in elevated diode technologies for integrated 508
 circuits: Progress towards monolithic instruments," *Proc. Inst. Elect.* 509
Eng.—Circuits, Devices Syst., vol. 150, no. 4, pp. 235–249, Aug. 2003. 510
 [29] C. Miazza, S. Dunand, N. Wyrsh, A. Shah, N. Blanc, R. Kaufmann, 511
 and L. Cavalier, "Performance analysis of a-Si:H detectors deposited on 512
 CMOS chips," in *Proc. Amorphous Nanocrystalline Silicon Sci. Technol.*, 513
 2004, pp. 513–518. 514
 [30] X. Llopart, R. Ballabriga, M. Campbell, L. Tlustos, and W. Wong, 515
 "Timepix, a 65k programmable pixel readout chip for arrival time, energy 516

- and/or photon counting measurements," *Nuclear Instrum. Methods Phys. Res.*, vol. 581, no. 1/2, pp. 485–494, Oct. 2007.
- [31] K. Paik, H. S. Cole, R. J. Saia, and J. J. Chera, "Studies on metal/benzocyclobutene (BCB) interface and adhesion," *J. Adhesion Sci. Technol.*, vol. 7, no. 5, pp. 403–415, 1993.
- [32] R. E. I. Schropp, K. F. Feenstra, E. C. Molenbroek, H. Meiling, and J. K. Rath, "Device-quality polycrystalline and amorphous silicon films by hot-wire chemical vapour deposition," *Philos. Mag. B*, vol. 76, no. 3, pp. 309–321, 1997.
- [33] B. W. Ward, J. A. Notte, and N. P. Economou, "Helium ion microscope: A new tool for nanoscale microscopy and metrology," *J. Vac. Sci. Technol. B, Microelectron. Nanometer Struct.*, vol. 24, no. 6, pp. 2871–2874, Nov. 2006.
- [34] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*. Hoboken, NJ: Wiley-Interscience, 2007, p. 23.
- [35] H. B. Li, R. H. Franken, J. K. Rath, and R. E. I. Schropp, "Structural defects caused by a rough substrate and their influence on the performance of hydrogenated nano-crystalline silicon n-i-p solar cells," *Solar Energy Mater. Solar Cells*, vol. 93, no. 3, pp. 338–349, Mar. 2009.
- [36] H. Ali, "Stress-induced parametric shift in plastic packaged devices," *IEEE Trans. Compon., Packag., Manuf. Technol. A*, vol. 20, no. 4, pp. 458–462, Nov. 1997.
- [37] M. Bhushan, A. Gattiker, M. B. Ketchen, and K. K. Das, "Ring oscillators for CMOS process tuning and variability control," *IEEE Trans. Semicond. Manuf.*, vol. 19, no. 1, pp. 10–18, Feb. 2006.
- [38] T. Holy, J. Jakubek, S. Pospisil, J. Uher, D. Vavrik, and Z. Vykydal, "Data acquisition and processing software package for Medipix2," *Nuclear Instrum. Methods Phys. Res.*, vol. 563, no. 1, pp. 254–258, Jul. 2006.

545
546
547
548
549
550
551
552
553
554



Jiwu Lu received the B.S. degree in physics from Zhejiang University, Hangzhou, China, in 2001 and the M.Sc. degree in physics from the University of Siegen, Siegen, Germany, in 2005. He is currently working toward the Ph.D. degree with the Semiconductor Components Group, University of Twente, Enschede, The Netherlands.

His current research interests include energy harvesting by complementary metal-oxide-semiconductor-compatible technology.

555
556
557
558
559
560
561
562
563
564
565



Alexey Y. Kovalgin received the M.Sc. degree in physics and the Ph.D. degree in electronic materials technology from St. Petersburg State University, St. Petersburg, Russia, in 1988 and 1995, respectively.

In 1997, he joined the University of Twente, Enschede, The Netherlands, as a Postdoctoral Researcher. Since 2001, he has been an Assistant Professor with the Chair of Semiconductor Components, University of Twente, where he is involved in thin-film deposition technologies (e.g., chemical vapor deposition, atomic layer deposition, plasma processing, modeling, and thin-film characterization), design, and the realization and the characterization of novel devices. He is the author or coauthor of 130 scientific journal and conference papers.



Karine H. M. van der Werf was born in Heerlen, The Netherlands, in 1966. She received the B.Eng. degree in applied physics from Zuyd University, Heerlen, in 1991.

In 1991, she joined Utrecht University, Utrecht, The Netherlands, first as a Research Engineer and in 2004, as a Research Associate to work on thin-film silicon solar cells. She is the author or coauthor of over 60 scientific papers.



Ruud E. I. Schropp (M'88) was born in Maastricht, The Netherlands, in 1959. He received the M.Sc. degree in experimental physics from Utrecht University, Utrecht, The Netherlands, in 1983 and the Ph.D. degree in mathematics and natural sciences from the University of Groningen, Groningen, The Netherlands, in 1987.

After that, he worked as the Head of research and development on solar cells with the equipment manufacturer Glasstech Solar, Inc., Wheat Ridge, CO. In 1989, he joined Utrecht University and, in 2000, was appointed a Full Professor of the physics of devices. In 2004, he became the Section Head of Surfaces, Interfaces, and Devices. Now, he is the Head of the Nanophotonics Section, Debye Institute for Nanomaterials Science, Faculty of Science, Utrecht University. He is the author or coauthor of more than 450 papers and ten patents. He has been the Supervisor of 25 Ph.D. students. Currently, his research interests include c-Si heterojunctions; next-generation thin (nanostructured) films for photovoltaics and display technology; enhanced light coupling by plasmonics, nanophotonics, and photon conversion; and 3-D nanostructures such as quantum dots and nanowires/nanorods.

Dr. Schropp is a member of the Materials Research Society and has served on the Technical Program Steering Committee of the 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA) and currently serves on this committee of the 18th IEEE IPFA and the Program Committee of Area 5 of the 37th IEEE Photovoltaics Specialists Conference.



Jurriaan Schmitz (M'02–SM'05) was born in Elst, The Netherlands, in 1967. He received the M.Sc. (with honors) and Ph.D. degrees in experimental physics from the University of Amsterdam, Amsterdam, The Netherlands, in 1990 and 1994, respectively.

In 1990, he was a Summer Student with the European Organization for Nuclear Research. In 1994, he joined Philips Research, Eindhoven, The Netherlands, as a Senior Scientist to work on complementary metal-oxide-semiconductor (CMOS) device technology, characterization, and reliability. In 2002, he left Philips Research to become a Full Professor and a Group Leader of Semiconductor Components with the University of Twente, Enschede, The Netherlands. He is the author or coauthor of over 180 scientific papers and 16 U.S. patents. His research interests include CMOS postprocessing, novel silicon device concepts, and the wafer-level electrical characterization of devices.

Dr. Schmitz is the General Chair of the 2011 IEEE International Conference on Microelectronic Test Structures (ICMETS) and has served as a member of the Technical Program Committee of the International Electron Devices Meeting, the International Reliability Physics Symposium (IRPS), and the European Solid-State Device Research Conference. He is also the Chair of the IEEE Electron Devices Society Benelux Chapter. He was a corecipient of the IRPS Best Poster Award in 2006 and the ICMETS Best Paper Award in 2009.