

# **ELECTRICAL CHARACTERISTICS OF B<sup>+</sup> AND BF<sub>2</sub><sup>+</sup> IMPLANTED POLY-Si AND POLY-Ge<sub>x</sub>Si<sub>1-x</sub> AS GATE MATERIAL FOR SUB-0.25μm APPLICATIONS**

*C. Salm, D.T. van Veen, J. Holleman and P.H. Woerlee.  
MESA Research Institute, University of Twente, Dept. of Electrical Engineering,  
P.O Box 217, 7500 AE Enschede, The Netherlands*

## **ABSTRACT**

The electrical properties of p-type doped poly-Si and poly-Ge<sub>x</sub>Si<sub>1-x</sub> (x~0.3) gate material were studied. The effect of dopant concentration and anneal temperature on the electrical behavior of these polycrystalline layers is investigated. A lower sheet resistance, higher Hall mobility and higher dopant activation is found for Ge<sub>x</sub>Si<sub>1-x</sub> compared to Si at equal doping levels. MOS capacitors with B<sup>+</sup> and BF<sub>2</sub><sup>+</sup> implanted gates were used to study boron penetration. Boron penetration is similar for Ge<sub>0.3</sub>Si<sub>0.7</sub> and Si. Gate depletion is dependent on the dopant activation hence Ge<sub>x</sub>Si<sub>1-x</sub> offers the possibility for lower gate depletion compared to Si.

## **INTRODUCTION**

The downscaling of devices in modern IC-technology gives rise to conflicting demands on the process steps used. Sub-0.25μm MOS technology requires both thin gate oxides (~5nm), shallow source and drain junctions (<0.1μm), highly doped gate material (> 10<sup>20</sup>cm<sup>-3</sup>) and low temperature budgets. A severe problem is the penetration of boron from p<sup>+</sup>-doped gates through thin gate oxides. This problem is even more severe when BF<sub>2</sub><sup>+</sup> is used as a dopant ion instead of B<sup>+</sup>. Not only is the boron penetration larger with decreasing gate oxide thickness but also with increasing fluorine dose and higher anneal temperature [1]. Therefore low process temperatures are needed. However when the anneal temperature is too low gate depletion becomes a problem. Polycrystalline-Ge<sub>x</sub>Si<sub>1-x</sub> is an interesting gate material

for sub 0.25 $\mu\text{m}$  processes [2] because of its process compatibility, high dopant activation at low temperatures and possibility to manipulate the workfunction. In this paper results of a study on the use of poly-Ge<sub>x</sub>Si<sub>1-x</sub> as gate electrode will be reported.

## EXPERIMENTAL

Polycrystalline Si and Ge<sub>x</sub>Si<sub>1-x</sub> layers (500 nm) were grown in a conventional hot wall Low Pressure Chemical Vapor Deposition (LPCVD) reactor using SiH<sub>4</sub> (silane) and GeH<sub>4</sub> (germane) as reactive gasses. These layers were deposited on n-type Si(100) wafers covered with either a thick isolating SiO<sub>2</sub> layer (Hall experiments) or a thin (10 nm) gate oxide layer. The samples were doped with B<sup>+</sup> or BF<sub>2</sub><sup>+</sup> by means of ion implantation and then further processed to obtain van der Pauw structures and MOS capacitors. The anneals were performed in an furnace using an N<sub>2</sub> ambient. The Hall measurements were performed using a 0.1T magnet.

## RESULTS

### Resistance and activation

The B<sup>+</sup> doped samples show a lower sheet resistance for poly-Ge<sub>0.3</sub>Si<sub>0.7</sub> than for poly-Si after an anneal of 800 °C for 60 min. This is caused by both higher activation and higher mobility, as can be seen in figure 1. The hole mobility is related to the Hall mobility by a scattering factor  $r_H$ . The BF<sub>2</sub><sup>+</sup> doped samples have a higher sheet resistance than their B<sup>+</sup> doped counterparts, see figure 2.

After the activation of the dopants, usually other process steps follow ,e.g. deposition of an oxide isolation layer. The temperature budget of these steps has to be as low as possible for compatitive silicidation etc. However lower temperatures can lead to deactivation of the dopants. Figure 3 shows the dopant deactivation by measurement of the sheet resistance after the second anneal at 750 °C. The first anneal of 5 min 950 °C led to almost 100% activation. The increase is caused by deactivation only and is 50% for Si and only 10% for Ge<sub>0.3</sub>Si<sub>0.7</sub>. After an additional anneal of 5 min 950°C the deactivation is completely undone.

### Gate depletion

Although boron diffusion in poly-Ge<sub>x</sub>Si<sub>1-x</sub> is more difficult than in poly-Si after 60 min 800 °C a flat doping profile is found, the first demand to minimize gate depletion. The higher dopant activation of poly-Ge<sub>x</sub>Si<sub>1-x</sub> at equal implantation dose and temperature budget leads to less gate depletion. Simulations of gate depletion

were done to study the impact of higher activation on gate depletion, see figure 4. The 50% activation of the  $10^{20} \text{ cm}^{-3}$  boron concentration for Si (see figure 1) leads to e.g. 9 and 4% gate depletion for 6 and 10 nm gateoxide thicknesses respectively. An 80% dopant activation as can be seen for  $\text{Ge}_{0.3}\text{Si}_{0.7}$  leads to 7 respectively 3.5% gate depletion. Hence  $\text{Ge}_x\text{Si}_{1-x}$  offers a significant reduction in gate depletion and offers possibilities to lower temperature budgets.

### CV-measurements

Using  $\text{BF}_2^+$  as a dopant atom instead of  $B^+$  has the advantage that shallow junctions can be created. A high concentration of fluorine in the gate however leads to enhanced boron diffusion through thin gate oxide especially at higher process temperatures. For any type of gate material is therefore, essential that the diffusion of boron through the gate oxide is as low as possible. From figure 5 it can be seen that using  $\text{Ge}_{0.35}\text{Si}_{0.65}$  the boron diffusion problem occurs at approximately equal anneal conditions as for poly-Si. In this figure we also see the expected change in flatband voltage due to the manipulation of the workfunction, when Ge is added to form the  $\text{Ge}_x\text{Si}_{1-x}$  alloy. Since the activation of dopants can be achieved at lower temperature budgets for the GeSi alloy than for Si the change of having boron diffusion is diminished when using a poly-  $\text{Ge}_x\text{Si}_{1-x}$  gate.

### CONCLUSIONS

We have shown that the use of p-type doped poly- $\text{Ge}_x\text{Si}_{1-x}$  gate material does not only give the possibility to change the work function but could lead to lower process temperatures and still achieve good activation and reduce gate depletion and boron diffusion through thin gate oxides.

### ACKNOWLEDGMENTS

The authors would like to thank the Netherlands Technology Foundation (STW) and the Dutch Foundation for Fundamental Research on Matter (FOM) for their financial assistance.

### REFERENCES

- [1] T. Aoyama, K. Suzuki, H. Tashiro, Y. Toda, T. Yamazaki, K. Takasaki and T. Ito, *J. Appl. Phys.* 77(1), 417, (1995)
- [2] T.-J. King, J.R. Pfister, J.D. Shott, J.P. McVittie and K.C. Saraswat, *Proceedings IEDM '90*, 253, (1990).




Figure 1: Sheet resistance (left), Hall mobility (middle) and Hall dopant activation (right) of 500 nm thick B<sup>+</sup> doped poly-Si (●) and poly-Ge<sub>0.3</sub>Si<sub>0.7</sub> (■) after 60 min 800 °C anneal.




Figure 2: R<sub>□</sub> for B<sup>+</sup> (open) and BF<sub>2</sub><sup>+</sup> (filled) Si (dots) and Ge<sub>0.35</sub>Si<sub>0.65</sub> (squares). Anneal time 30 min.




Figure 3: R<sub>□</sub> after 5 min 950 °C and t min 750 °C for Si (●) and Ge<sub>0.3</sub>Si<sub>0.7</sub> (■). Additional 5 min at 950 °C (open symbols).




Figure 4: Simulation of gate depletion of Si (●) and Ge<sub>0.3</sub>Si<sub>0.7</sub> (■) after 800 °C 60 min.





Figure 5: Flatband voltages for B<sup>+</sup> (left) and BF<sub>2</sub><sup>+</sup> (right) doped Si (●) and Ge<sub>0.35</sub>Si<sub>0.65</sub> (■) in MOS capacitors with 10 nm gateoxide thickness. Dope level 10<sup>20</sup> cm<sup>-3</sup>.