

Communication

Localized Heating and Switching in MoTe-Based Resistive Memory Devices

Isha Datye, Miguel Muñoz Rojo, Eilam Yalon, Sanchit Deshmukh, Michal J Mleczko, and Eric Pop

Nano Lett., **Just Accepted Manuscript** • DOI: 10.1021/acs.nanolett.9b05272 • Publication Date (Web): 17 Jan 2020Downloaded from pubs.acs.org on January 30, 2020**Just Accepted**

“Just Accepted” manuscripts have been peer-reviewed and accepted for publication. They are posted online prior to technical editing, formatting for publication and author proofing. The American Chemical Society provides “Just Accepted” as a service to the research community to expedite the dissemination of scientific material as soon as possible after acceptance. “Just Accepted” manuscripts appear in full in PDF format accompanied by an HTML abstract. “Just Accepted” manuscripts have been fully peer reviewed, but should not be considered the official version of record. They are citable by the Digital Object Identifier (DOI®). “Just Accepted” is an optional service offered to authors. Therefore, the “Just Accepted” Web site may not include all articles that will be published in the journal. After a manuscript is technically edited and formatted, it will be removed from the “Just Accepted” Web site and published as an ASAP article. Note that technical editing may introduce minor changes to the manuscript text and/or graphics which could affect content, and all legal disclaimers and ethical guidelines that apply to the journal pertain. ACS cannot be held responsible for errors or consequences arising from the use of information contained in these “Just Accepted” manuscripts.

Localized Heating and Switching in MoTe₂-Based Resistive Memory Devices

Isha M. Datye,^{1,*} Miguel Muñoz Rojo,^{1,2} Eilam Yalon,^{1,3} Sanchit Deshmukh,¹ Michal J. Mleczko,^{1,4} and Eric Pop^{1,5,6,*}

¹*Department of Electrical Engineering, Stanford University, Stanford, CA 94305, USA*

²*Present address: Department of Thermal and Fluid Engineering, University of Twente, 5, Drienerlolaan, 7500 AE, Enschede, the Netherlands*

³*Present address: Technion, Israel Institute of Technology, Haifa 32000, Israel*

⁴*Present address: Intel Corporation, Hillsboro, Oregon 97124, USA*

⁵*Department of Materials Science & Engineering, Stanford University, Stanford, CA 94305, USA*

⁶*Precourt Institute for Energy, Stanford University, Stanford, CA 94305, USA*

KEYWORDS: MoTe₂, 2D materials, resistive memory, bipolar switching, scanning thermal microscopy, localized heating

ABSTRACT:

Two-dimensional (2D) materials have recently been incorporated into resistive memory devices due to their atomically thin nature, but their switching mechanism is not yet well understood. Here we study bipolar switching in MoTe₂-based resistive memory of varying thickness and electrode area. Using scanning thermal microscopy (SThM), we map the surface temperature of the devices under bias, revealing clear evidence of localized

1
2
3 heating at conductive “plugs” formed during switching. The SThM measurements are
4
5 correlated to electro-thermal simulations, yielding a range of plug diameters (250 to 350
6
7 nm) and temperatures at constant bias and during switching. Transmission electron
8
9 microscopy images reveal these plugs result from atomic migration between electrodes,
10
11 which is a thermally-activated process. However, the initial forming may be caused by
12
13 defect generation or Te migration within the MoTe_2 . This study provides the first thermal
14
15 and localized switching insights into the operation of such resistive memory, and
16
17 demonstrates a thermal microscopy technique that can be applied to a wide variety of
18
19 traditional and emerging memory devices.
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
Two-dimensional (2D) materials have gained much interest in the last decade for scaled electronics and optoelectronics due to their tunable electrical, optical, and thermal properties.¹⁻³ More recently, they have been incorporated into memory devices,⁴ either as heat confinement layers in phase change memory (PCM),⁵⁻⁶ or as switching layers in resistive memory devices.⁷⁻¹² Transition metal dichalcogenides (TMDs), a class of 2D materials, have been suggested for phase engineering applications because many Group VI TMDs can exist in both semiconducting and metallic phases.¹³⁻¹⁴ Molybdenum ditelluride (MoTe_2) is particularly interesting for these applications because it was predicted to have the lowest-energy phase boundary between the semiconducting and metallic phases.¹⁴ While some studies have demonstrated switching in TMD-based memory, the switching mechanism remains unclear and could result from a localized phase change, ion migration causing (reversible) conductive regions, or interactions with the electrodes.^{7,10-12} The switching mechanism can either be thermal in nature like in PCM, or have a thermally-activated component like in resistive random access memory (RRAM), yet such aspects have not been investigated to date in TMD-based memory devices.

28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
In this work, we use scanning thermal microscopy (SThM) to examine the thermal origins of switching behavior in MoTe_2 -based resistive memory devices with varying MoTe_2 thickness and electrode area. We obtain spatial temperature maps of these devices under electrical bias and find evidence of localized heating due to a conductive plug which forms during switching. Because the SThM measurements only probe the temperature at the surface of the devices, we correlate our measurements to electro-thermal simulations to obtain insight into the size and temperature of the conductive region *within* the MoTe_2 . We also perform cross-sectional transmission electron microscopy (TEM) of memory devices after switching and find that the conductive plugs likely result from contact metal (here Au) migration between the top and bottom electrodes. However, control experiments on MoTe_2 devices with graphite electrodes also show forming, suggesting this is initially triggered by Te or defect migration, rather than only by Au conductive bridge formation.

Figure 1a shows a side-view schematic of the devices, which consist of layered MoTe_2 between Au electrodes. The bottom and top electrodes (BE and TE) are patterned by electron beam (e-beam) lithography and deposited by e-beam evaporation with thicknesses of 45 nm and 80 nm, respectively. The MoTe_2 is grown by chemical vapor transport (CVT), which yields bulk crystals.¹⁵⁻¹⁶ Thin layers (~10-55 nm thick) of MoTe_2 are mechanically exfoliated onto SiO_2/Si substrates and subsequently transferred onto Au BEs by a dry transfer process (see Supporting

Information Section 1 for details). E-beam evaporated SiO_2 (~ 65 nm) is used to electrically isolate the two electrodes, and ~ 10 nm Al_2O_3 deposited by atomic layer deposition (ALD) is used as a protective capping layer¹⁷ above the TE, as shown in Figure 1a. The exfoliation, transfer, metal lift-off, and ALD steps are all performed in a N_2 glove box with < 3 ppm O_2 and < 1 ppm H_2O to prevent surface oxidation of the MoTe_2 .




Figure 1. (a) Side-view schematic of MoTe_2 devices with a SiO_2 isolation layer between the Au top and bottom electrodes, as well as an Al_2O_3 capping layer. (b) Optical images of two devices, Device 1 ($t_{\text{MoTe}_2} \sim 30$ nm) and Device 2 ($t_{\text{MoTe}_2} \sim 55$ nm) with top electrode areas of $4.5 \times 4.5 \mu\text{m}^2$ and $0.7 \times 0.4 \mu\text{m}^2$, respectively. (c) Measured I - V characteristics showing initial forming of Devices 1 and 2, with the arrows corresponding to the voltage sweep direction. (d) Measured I - V characteristics showing subsequent bipolar switching of Devices 1 and 2.

Figure 1b displays optical images of two MoTe_2 devices (Device 1 and Device 2). Device 1 has Au TE area of $4.5 \times 4.5 \mu\text{m}^2$ and MoTe_2 thickness $t_{\text{MoTe}_2} \sim 30$ nm, while Device 2 has Au TE area of $0.7 \times 0.4 \mu\text{m}^2$ and $t_{\text{MoTe}_2} \sim 55$ nm. Figure 1c,d shows measured direct current vs. voltage (I - V) curves of the two devices, with the arrows illustrating the direction of the voltage sweep. The devices typically have initial resistances of 1 k Ω to 1 M Ω (depending on TE area and t_{MoTe_2}). We use a modified three-dimensional (3D) Poole-Frenkel model¹⁸⁻²⁰ to fit our I - V curves during the forward sweep, as shown in Supporting Information Figure S1. At higher voltages, the devices undergo a “forming” step during a DC I - V sweep. We use a current compliance (10 μA to 10 mA)

1
2
3 and external series resistor (0.2 to 1 k Ω) to limit the amount of current. The devices transition to a
4 low resistance state (LRS) with resistances $R_{\text{LRS}} = 40$ to 800 Ω , depending on the current
5 compliance and series resistance used. When a voltage sweep of the opposite polarity is performed,
6 the devices switch to a high resistance state (HRS) (the “RESET” step), and they transition back
7 to the LRS after the polarity of the sweep is reversed again (the “SET” step). Figure 1d shows
8 bipolar switching of Devices 1 and 2. We measured ~ 20 devices with similar forming and bipolar
9 switching. We also present data on forming current, forming voltage, and R_{LRS} for devices with
10 varying t_{MoTe_2} and TE area in Supporting Information Figure S2.

11
12 To gain insight into the thermal origins of the device switching behavior, we use scanning
13 thermal microscopy (S_{Th}M). S_{Th}M is an atomic force microscope (AFM) technique wherein a
14 specialized AFM probe (here a temperature-dependent Pd resistor on a V-shaped SiN tip) is used
15 in physical contact with a device to measure its surface temperature.²¹⁻²³ A voltage applied to the
16 device induces Joule heating, which in turn causes the S_{Th}M probe to heat up. The electrical
17 resistance of the probe changes with temperature, leading to a change in the output voltage
18 ($\Delta V_{\text{S_{Th}M}}$) of the S_{Th}M. $\Delta V_{\text{S_{Th}M}}$ is proportional to the temperature rise of the device surface (ΔT_{S})
19 above the ambient. The spatial resolution of these S_{Th}M probes is typically ~ 100 nm (depending
20 on environmental conditions and calibration),²¹⁻²⁵ making it preferable to other techniques such as
21 gate resistance thermometry, which gives average device temperature,²⁶ or Raman thermometry,
22 which has good material selectivity but a diffraction-limited spatial resolution of ~ 0.5 μm .^{22,25} (See
23 Section 4 of the Supporting Information for measurement details, a discussion of spatial resolution,
24 and calibration between $\Delta V_{\text{S_{Th}M}}$ and ΔT_{S} .)

25
26 Figure 2a shows a schematic of the setup, with the S_{Th}M probe on top of the Al₂O₃ surface.
27 The Al₂O₃ (or some other insulator) is needed to electrically isolate the probe and the TE. Figure
28 2b displays an AFM image of the TE region of Device 1 (in the LRS), illustrating a bump (~ 15
29 nm high) that emerged on the Au TE after the forming step. An S_{Th}M image is simultaneously
30 taken with no bias applied to the device and is used to flatten all subsequent images at nonzero
31 bias (see Supporting Information Figure S3 and Section 4 for details). We then apply a voltage to
32 the TE while grounding the BE (without a series resistor), as illustrated in Figure 2a. Figure 2c,d
33 shows S_{Th}M images of Device 1 with input power $P \sim 1.6$ mW and 2.5 mW, respectively, and the
34 color bar shows the ΔT_{S} range (0-30 K) using a calibration factor $F = \Delta V_{\text{S_{Th}M}}/\Delta T_{\text{S}} = 6.5 \pm 0.5$
35 mV/K.²⁴ The images show a hot spot on the TE, matching the location of the bump in Figure 2b,
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

becoming larger and hotter as we increase the input power. This localized heating suggests the formation of a conductive plug, and similar results have been observed for ~ 10 other devices. We point out that this is the first direct observation of localized switching visualized through thermal mapping TMD-based memory devices.




Figure 2. (a) Schematic of SThM setup, showing the probe on the surface of the Al_2O_3 capping layer and above the Au TE region. (b) AFM image of the top electrode region of Device 1, which is in the low resistance state. SThM images of Device 1 at power inputs of (c) $P \sim 1.6$ mW and (d) $P \sim 2.5$ mW. The color bar shows the temperature rise at the surface of the Al_2O_3 (ΔT_s), which was obtained using a calibration factor of 6.5 mV/K. The hot spots seen in (c) and (d) correspond to the bump on the top electrode in (b) and show evidence of localized heating due to a conductive plug in the device. The edges of the TE and SiO_2 can be seen because the SThM signal is affected by the topography of the sample.

Next, we correlate our experimental results to 3D electro-thermal simulations performed using finite element modeling (COMSOL® Multiphysics). These simulations allow us to estimate the temperature of the conductive plug during operation as well as the plug diameter (d_{plug}), based on the surface temperature obtained by SThM. Section 5 of the Supporting Information contains details of the simulations, and Table S1 shows the various parameters used. Figure 3a shows the ΔT_s profile of Device 1 along the black dashed line in Figure 2d. This reveals broad heating of the entire TE, including $\Delta T_s > 15$ K at the edges, due to significant lateral heat spreading.

We find that among the simulation parameters, the thermal boundary resistance (TBR) at the

MoTe₂-Au interfaces plays a key role, yet it is among the least well-known inputs (e.g. compared to thermal conductivities of Au or SiO₂). The simulated ΔT_S profiles in Figure 3b show the closest agreement with the SThM data for $TBR \approx 70 \text{ m}^2\text{KGW}^{-1}$ and d_{plug} from 250 to 350 nm. The estimated TBR is equivalent to a thermal boundary conductance (TBC = 1/TBR) of $\sim 14 \text{ MWm}^{-2}\text{K}^{-1}$, which is very similar to that found for other 2D materials.^{6,25} We note the peak ΔT_S increases with increasing d_{plug} , unlike in metal-oxide RRAM devices.²⁴ Our simulations suggest this behavior is due to the electrical conductivity of the plug being only $\sim 100\times$ higher than that of the surrounding MoTe₂ unlike in metal-oxide RRAM where the conductive filament conductivity is $>10^{10}$ higher than that of the insulating metal-oxide surrounding it.²⁷⁻²⁸ Therefore, the film surrounding the conductive plug in our devices also contributes to current conduction (and heating).




Figure 3. (a) Surface temperature profile from SThM measurement along the black dashed line in Figure 2d, with error bars. (b) Electro-thermal simulations of ΔT_S profiles for conductive plug diameters d_{plug} ranging from 250 to 350 nm at $P \sim 2.5 \text{ mW}$. (c) Simulation of ΔT along cross-section of device at $P \sim 2.5 \text{ mW}$ for $d_{\text{plug}} = 300 \text{ nm}$. (d) Simulated ΔT vs. P for different d_{plug} inside the MoTe₂ plug and at the surface of the device. The cyan stars correspond to ΔT_S from SThM measurements.

Figure 3c shows a cross-sectional view of the simulated temperature distribution within the device for $d_{\text{plug}} = 300 \text{ nm}$ and $P = 2.5 \text{ mW}$. The image has been cropped to focus on the conductive plug region (the silicon is actually $20 \mu\text{m}$ thick in our simulations). As expected, the hottest region

is in the MoTe₂ where the conductive plug is formed, with a peak $\Delta T_{\text{plug}} \approx 223$ K. There is substantial heat dissipation into the electrodes and the substrate, resulting in much cooler temperatures at the top and bottom surfaces. The simulated surface and MoTe₂ plug ΔT for different power inputs is displayed in Figure 3d. At $P = 2.5$ mW, the peak ΔT_{S} ranges from ~ 33 K to 39 K (corresponding to the SThM measurements), while the estimated peak ΔT_{plug} ranges from ~ 200 K to 235 K for the different plug diameters. ΔT_{plug} has a larger range because it is more sensitive to plug diameter than ΔT_{S} . Heat dissipation in the TE also limits our ability to accurately extract ΔT_{plug} , which could be better estimated by reducing the TE thickness in future work. (The thicknesses of the MoTe₂ and top SiO₂ layers should also be reduced, due to required step coverage.)




Figure 4. (a) Optical image of Device 3 with $t_{\text{MoTe}_2} \sim 27$ nm and TE area of $2.5 \times 2.6 \mu\text{m}^2$. (b) I - V measurements of Device 3 showing 2 switching cycles (with a series resistance of 220Ω). The number next to each curve corresponds to the order of the measurements. (c) ΔT_{S} from SThM measurements as a function of time, taken simultaneously with the I - V measurements in (b) of the same color. ΔT_{S} was calculated from ΔV_{SThM} using a calibration factor of 6.5 mV/K.

In addition to steady-state measurements, we also sweep the voltage while holding the SThM probe stationary and in contact with the device surface directly above the conductive plug. This allows us to measure ΔT_{S} while switching the device between the LRS and HRS. Figure 4a shows an optical image of the device (Device 3) with $t_{\text{MoTe}_2} \sim 27$ nm and TE area of $2.5 \times 2.6 \mu\text{m}^2$. The I - V measurements during bipolar switching (using an external series resistance of 220Ω) and the corresponding ΔT_{S} from SThM are displayed in Figure 4b,c. The curves in Figure 4b are labeled with “SET” or “RESET,” corresponding to a transition to the LRS or HRS, respectively. ΔT_{S} reaches between 50 and 115 K when the device switches between the two states. Assuming d_{plug} between 250 and 400 nm, we use our simulations to estimate the maximum T_{plug} during the first

1
2
3 RESET and SET measurements to be ~ 650 - 750 K and ~ 530 - 630 K, respectively. During the
4 second RESET and SET measurements T_{plug} is estimated to be ~ 700 - 850 K and 650 - 800 K,
5 respectively. We note that SThM measurements cannot capture fast temperature transients (the
6 thermal time constant of Pd-based probes is ~ 300 μs ²³ and the sampling time of our SThM system
7 is ~ 3 ms), so the plug and surface may reach even higher temperatures (and possibly the
8 semiconducting-to-metallic transition temperature²⁹⁻³¹ for MoTe_2 , ~ 920 - 1170 K) during bipolar
9 switching.

10
11 To determine the effect of temperature on forming voltage, we also take temperature-
12 dependent electrical measurements of a MoTe_2 device with Au electrodes (Device 4, $t_{\text{MoTe}_2} \sim 16$
13 nm and TE area of 0.45×0.9 μm^2) using a fixed voltage range of 0 to 2 V and an external series
14 resistance of 1 k Ω . At ambient temperatures of 300 K and 400 K, the device remains in the
15 unformed state following forward-backward I - V sweeps. After increasing the temperature to 500
16 K, we observed device forming at ~ 1.3 V (see Supporting Information Figure S4). These
17 measurements, in addition to the SThM measurements above, reveal that the forming mechanism
18 has a thermally-activated component.

19
20 Next, we perform transmission electron microscopy (TEM) and energy dispersive
21 spectroscopy (EDS) of Device 2 after switching. The device was cross-sectioned at the location of
22 the conductive plug, which was determined by SThM, as shown in Supporting Information Figure
23 S5. Figure 5a shows the TEM image of Device 2 across its active region, which was switched to
24 the HRS before TEM imaging. Figure 5b-d shows EDS elemental intensity maps of Au, Mo, and
25 Te, respectively. These maps reveal Mo and Te vacancies near the edge of the Au TE and Au
26 within the MoTe_2 layer, suggesting that Au has migrated from one electrode to the other, displacing
27 Mo and Te atoms. This migration likely results in the bump seen in the AFM image of Figure 2b.

28
29 We also see some evidence of O displacing Mo and Te atoms (Supporting Information Figure
30 S6), which could be due to partial oxidation during fabrication. However, we do not expect O
31 migration to be the primary cause of switching due to the low resistances measured in our devices,
32 unlike in metal-oxide RRAM.²⁴ Switching in metal-oxide RRAM is often attributed to oxygen
33 vacancies that form a conductive filament, which effectively reduces the device resistance.³² We
34 do not expect oxygen migration to reduce the resistance of our devices, because MoO_x is more
35 resistive than MoTe_2 .³³

SThM and TEM images of a different device (Device 5), initially in the LRS before TEM imaging, are shown in Figures S7 and S8, respectively. Mo and Te vacancies in the MoTe₂ film and Au diffusion between electrodes are similarly observed in these images. The Au migration, like metal ion migration in conductive bridge random access memory (CBRAM),³⁴⁻³⁵ might explain the very low resistances measured (as low as ~40 Ω in some cases) when the devices are switched to the LRS (see Supporting Information Figure S2). During the RESET measurement, the Au bridge between electrodes likely breaks, causing an increase in resistance.




Figure 5. (a) High-angle annular dark-field (HAADF) transmission electron microscopy (TEM) cross-section of Device 2, which was switched to the high resistance state before imaging. The image shows the different layers of the device, including the MoTe₂ between the two Au electrodes, the underlying SiO₂/Si, and the Al₂O₃ capping layer. The layers above the Al₂O₃ are Pt and carbon coating layers to protect the samples during TEM preparation. Energy dispersive spectroscopy (EDS) elemental intensity maps showing (b) Au, (c) Mo, and (d) Te atoms. The color bars display the relative concentration of atoms, with red corresponding to the highest and black corresponding to the lowest.

We note that Au migration has been observed in other thin film devices, including memory devices, from thermal stress during operation.³⁶⁻³⁷ We estimate current densities over 10⁵ A/cm² in the Au electrodes during the forming step and even higher during bipolar switching, which are sufficiently high to cause Au migration.³⁸⁻³⁹ The Au migration can also occur at defects in the Au or in the MoTe₂,^{12,40} where local current densities are larger. Though metal ion diffusion from the electrodes has often been reported in other types of devices and is of concern with regard to reliability and endurance in memory, this phenomenon has only recently been reported in TMD-

1
2
3 based resistive memory devices.¹¹⁻¹² We use Au electrodes in this study because it has often been
4 used as a good contact metal to TMD semiconductors.⁴¹⁻⁴² In addition, we find that MoTe₂ has
5 good adhesion to Au during the transfer process due to the affinity of Au to chalcogen atoms.⁴³⁻⁴⁴
6 (We observe that the MoTe₂ delaminates from other metals such as Pt or TiN during fabrication.)
7
8
9

10 To test other conductive (but non-metallic) electrodes, we also fabricate similar devices with
11 graphite, which is an ultra-flat semimetal, as the top and bottom electrodes. Supporting
12 Information Figure S9a,b shows a schematic and optical image of such a device (Device 6) with
13 $t_{\text{MoTe}_2} \sim 29$ nm, graphene bottom electrode thickness $t_{\text{Gr, BE}} \sim 14$ nm, graphene top electrode
14 thickness $t_{\text{Gr, TE}} \sim 5$ nm, and TE area of ~ 40 μm^2 . I - V measurements shown in Supporting
15 Information Figure S9c reveal that at $V = 0.1$ V, the device has a resistance of ~ 15 M Ω , and at
16 ~ 3.2 V it transitions to the LRS with ~ 1.6 k Ω . A series resistor with $R = 1$ k Ω was used for these
17 measurements. We were unable to RESET the device back to the HRS using either voltage
18 polarity, possibly due to the additional series resistance of the graphite. The same behavior (stuck
19 in LRS after forming) was reproduced on another device with graphite electrodes.
20
21
22
23
24
25
26
27

28 Thus, the different behavior between the devices with Au and graphite electrodes suggests,
29 first, that initial forming of the MoTe₂ is not triggered by metal ion migration from the electrodes
30 and, second, that further bipolar switching only in devices with Au electrodes is caused by
31 conductive metal bridging, as seen in the TEMs discussed earlier. This mechanism is different
32 from that of ref. [10], which suggested bipolar switching due to localized phase change induced
33 by an electric field. However, different initial forming and switching mechanisms among different
34 studies cannot be ruled out because there may be differences in sample quality (e.g. Te vacancies⁴⁵)
35 and processing (e.g. oxidation⁴⁶). For example, a thin oxide layer on the MoTe₂ surface could
36 rupture in a filamentary manner, leading to highly localized electric fields, current flow, and
37 subsequently a phase change in the pristine MoTe₂ beneath. Such an effect was recently observed
38 in Ge₂Sb₂Te₅-based phase change memory with a thin oxidized electrode, which switched at lower
39 current than control devices due to oxide filament formation.⁶ (We do not expect such an oxide
40 and such highly localized electric fields in our devices due to careful processing in a N₂ glove
41 box.) Other potential causes of forming could be defect (i.e. vacancy) generation or Te
42 migration.⁴⁶⁻⁴⁷ Immediately after forming, the current (and power) density is quite high, leading to
43 significant Joule heating and causing Au migration, which is a thermally-activated process.
44 Subsequent switching between the LRS and HRS is likely caused by the breaking and forming of
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

1
2
3 these Au conductive plugs between the electrodes, as suggested by our cross-sectional TEMs.
4

5 In conclusion, we observed localized heating during operation of MoTe₂-based memory
6 devices and measured their surface temperature using SThM for the first time. Together with
7 temperature-dependent electrical data and TEM images, these SThM measurements reveal that
8 both the forming and switching mechanisms have thermally-activated components. While the
9 initial forming process may be caused by defect generation or Te migration, subsequent bipolar
10 switching appears due to Au migration from the electrodes. Nevertheless, simulations suggest that
11 high internal temperatures during switching could also cause localized phase change in the MoTe₂.
12 Beyond this study, the SThM technique can also be applied to other traditional or emerging
13 resistive memory devices to determine the location and temperature of switching regions, which
14 is essential for understanding and optimizing such data storage.
15
16
17
18
19
20
21
22
23
24

25 ASSOCIATED CONTENT

26 **Supporting Information.**

27 The following file is available free of charge on the ACS Publications website. The 2D material
28 transfer process; measurement and model of devices before forming; forming current and voltage
29 data for all devices; scanning thermal microscopy (SThM) measurement details; 3D finite element
30 modeling; temperature-dependent *I-V* measurements; SThM images, TEM cross-sections, and
31 EDS elemental maps; MoTe₂ device with graphite electrodes.
32
33
34
35
36
37
38

39 AUTHOR INFORMATION

40 **Corresponding Authors**

41 *E-mails: idatye@stanford.edu, epop@stanford.edu

42 **Present Addresses**

43 University of Twente (M.M.R); Technion, Israel Institute of Technology (E.Y.); Intel
44 Corporation (M.J.M).
45
46
47
48

49 **Author Contributions**

50 The manuscript was written through contributions of all authors. All authors have given approval
51 to the final version of the manuscript.
52
53
54
55
56
57
58
59
60


Notes

The authors declare no competing financial interest.

ACKNOWLEDGEMENTS

This work was performed in part at the Stanford Nanofabrication Facility (SNF) and the Stanford Nano Shared Facilities (SNSF) which receive funding from the National Science Foundation (NSF) as part of the NNCI award 1542152. This work was also supported by member companies of the Stanford Non-volatile Memory Technology Research Initiative (NMTRI) and by the NSF EFRI 2-DARE grant 1542883. We would like to acknowledge support from Hsueh-Hui Kuo, Harlyn Silverstein, and Ian Fisher in bulk MoTe₂ crystal growth. We are grateful for TEM assistance from Lam Research and the Evans Analytical Group. I.M.D. acknowledges support from the National Defense Science and Engineering Graduate (NDSEG) Fellowship.

Table of contents graphic:



References

- (1) Chhowalla, M.; Shin, H. S.; Eda, G.; Li, L. J.; Loh, K. P.; Zhang, H. The chemistry of two-dimensional layered transition metal dichalcogenide nanosheets. *Nat. Chem.* **2013**, *5*, 263-275.
- (2) Fiori, G.; Bonaccorso, F.; Iannaccone, G.; Palacios, T.; Neumaier, D.; Seabaugh, A.; Banerjee, S. K.; Colombo, L. Electronics based on two-dimensional materials. *Nat. Nanotechnol.* **2014**, *9*, 768-779.
- (3) Sood, A.; Xiong, F.; Chen, S. D.; Wang, H. T.; Selli, D.; Zhang, J. S.; McClellan, C. J.; Sun, J.; Donadio, D.; Cui, Y.; Pop, E.; Goodson, K. E. An electrochemical thermal transistor. *Nat. Commun.* **2018**, *9*, 4510.
- (4) Bertolazzi, S.; Bondavalli, P.; Roche, S.; San, T.; Choi, S. Y.; Colombo, L.; Bonaccorso, F.; Samori, P. Nonvolatile Memories Based on Graphene and Related 2D Materials. *Adv. Mater.* **2019**, *31*, 1806663.
- (5) Ahn, C. Y.; Fong, S. W.; Kim, Y.; Lee, S.; Sood, A.; Neumann, C. M.; Asheghi, M.; Goodson, K. E.; Pop, E.; Wong, H. S. P. Energy-Efficient Phase-Change Memory with Graphene as a Thermal Barrier. *Nano Lett.* **2015**, *15*, 6809-6814.
- (6) Neumann, C. M.; Okabe, K. L.; Yalon, E.; Grady, R. W.; Wong, H. S. P.; Pop, E. Engineering thermal and electrical interface properties of phase change memory with monolayer MoS₂. *Appl. Phys. Lett.* **2019**, *114*, 082103.
- (7) Ge, R. J.; Wu, X. H.; Kim, M.; Shi, J. P.; Sonde, S.; Tao, L.; Zhang, Y. F.; Lee, J. C.; Akinwande, D. Atomristor: Nonvolatile Resistance Switching in Atomic Sheets of Transition Metal Dichalcogenides. *Nano Lett.* **2018**, *18*, 434-441.
- (8) Rehman, S.; Khan, M. F.; Aftab, S.; Kim, H.; Eom, J.; Kim, D. Thickness-dependent resistive switching in black phosphorus CBRAM. *J. Mater. Chem. C* **2019**, *7*, 725-732.
- (9) Shi, Y. Y.; Liang, X. H.; Yuan, B.; Chen, V.; Li, H. T.; Hui, F.; Yu, Z. C. W.; Yuan, F.; Pop, E.; Wong, H. S. P.; Lanza, M. Electronic synapses made of layered two-dimensional materials. *Nat. Electron.* **2018**, *1*, 458-465.
- (10) Zhang, F.; Zhang, H. R.; Krylyuk, S.; Milligan, C. A.; Zhu, Y. Q.; Zemlyanov, D. Y.; Bendersky, L. A.; Burton, B. P.; Davydov, A. V.; Appenzeller, J. Electric-field induced structural transition in vertical MoTe₂ and Mo_{1-x}W_xTe₂-based resistive memories. *Nat. Mater.* **2019**, *18*, 55-61.
- (11) Ge, R. J.; Wu, X. H.; Kim, M.; Chen, P. A.; Shi, J. P.; Choi, J.; Li, X. Q.; Zhang, Y. F.; Chiang, M. H.; Lee, J. C.; Akinwande, D. Atomristors: Memory Effect in Atomically-thin Sheets and Record RF Switches, IEEE International Electron Devices Meeting (IEDM), **2018**; 10.1109/IEDM.2018.8614602.
- (12) Xu, R. J.; Jang, H.; Lee, M. H.; Arnanov, D.; Cho, Y.; Kim, H.; Park, S.; Shin, H. J.; Ham, D. Vertical MoS₂ Double-Layer Memristor with Electrochemical Metallization as an Atomic-Scale Synapse with Switching Thresholds Approaching 100 mV. *Nano Lett.* **2019**, *19*, 2411-2417.
- (13) Wilson, J. A.; Yoffe, A. D. The transition metal dichalcogenides discussion and interpretation of the observed optical, electrical and structural properties. *Adv. Phys.* **1969**, *18*,

1
2
3 193-335.

4
5 (14) Duerloo, K. A. N.; Li, Y.; Reed, E. J. Structural phase transitions in two-dimensional Mo-
6 and W-dichalcogenide monolayers. *Nat. Commun.* **2014**, *5*, 4214.

7
8 (15) Aslan, O. B.; Datye, I. M.; Mleczko, M. J.; Cheung, K. S.; Krylyuk, S.; Bruma, A.; Kalish,
9 I.; Davydov, A. V.; Pop, E.; Heinz, T. F. Probing the Optical Properties and Strain-Tuning of
10 Ultrathin Mo_{1-x}W_xTe₂. *Nano Lett.* **2018**, *18*, 2485-2491.

11
12 (16) Mleczko, M. J.; Yu, A. C.; Smyth, C. M.; Chen, V.; Shin, Y. C.; Chatterjee, S.; Tsai, Y.-C.;
13 Nishi, Y.; Wallace, R. M.; Pop, E. Contact Engineering High Performance *n*-Type MoTe₂
14 Transistors. *Nano Lett.* **2019**, *19*, 6352-6362.

15
16 (17) Mleczko, M. J.; Xu, R. L.; Okabe, K.; Kuo, H. H.; Fisher, I. R.; Wong, H. S. P.; Nishi, Y.;
17 Pop, E. High Current Density and Low Thermal Conductivity of Atomically Thin Semimetallic
18 WTe₂. *ACS Nano* **2016**, *10*, 7507-7514.

19
20 (18) Gibson, G. A.; Musunuru, S.; Zhang, J. M.; Vandenberghe, K.; Lee, J.; Hsieh, C. C.;
21 Jackson, W.; Jeon, Y.; Henze, D.; Li, Z. Y.; Williams, R. S. An accurate locally active memristor
22 model for S-type negative differential resistance in NbO_x. *Appl. Phys. Lett.* **2016**, *108*, 023505.

23
24 (19) Hartke, J. L. The Three-Dimensional Poole-Frenkel Effect. *J. Appl. Phys.* **1968**, *39*, 4871.

25
26 (20) Kumar, S.; Williams, R. S. Separation of current density and electric field domains caused
27 by nonlinear electronic instabilities. *Nat. Commun.* **2018**, *9*, 2030.

28
29 (21) Borca-Tasciuc, T. Scanning probe methods for thermal and thermoelectric property
30 measurements. *Ann. Rev. Heat Transfer* **2013**, *16*, 211-258.

31
32 (22) Yalon, E.; Deshmukh, S.; Rojo, M. M.; Lian, F. F.; Neumann, C. M.; Xiong, F.; Pop, E.
33 Spatially Resolved Thermometry of Resistive Memory Devices. *Sci. Rep.* **2017**, *7*, 15360.

34
35 (23) Zhang, Y.; Zhu, W.; Hui, F.; Lanza, M.; Borca-Tasciuc, T.; Muñoz Rojo, M. A Review on
36 Principles and Applications of Scanning Thermal Microscopy (SThM). *Adv. Funct. Mater.* **2019**,
1900892.

37
38 (24) Deshmukh, S.; Rojo, M. M.; Yalon, E.; Vaziri, S.; Pop, E. Probing Self-Heating in RRAM
39 Devices by Sub-100 nm Spatially Resolved Thermometry, IEEE Device Research Conference
40 (DRC), **2018**; 10.1109/DRC.2018.8442187.

41
42 (25) Vaziri, S.; Yalon, E.; Muñoz Rojo, M.; Suryavanshi, S. V.; Zhang, H.; McClellan, C. J.;
43 Bailey, C. S.; Smithe, K. K. H.; Gabourie, A. J.; Chen, V.; Deshmukh, S.; Bendersky, L.;
44 Davydov, A. V.; Pop, E. Ultrahigh Thermal Isolation Across Heterogeneously Layered Two-
45 Dimensional Materials. *Sci. Adv.* **2019**, *5*, eaax1325.

46
47 (26) Takahashi, T.; Matsuki, T.; Shinada, T.; Inoue, Y.; Uchida, K. Direct Evaluation of Self-
48 Heating Effects in Bulk and Ultra-Thin BOX SOI MOSFETs Using Four-Terminal Gate
49 Resistance Technique. *IEEE J. Electron Devices Soc.* **2016**, *4*, 365-373.

50
51 (27) Hildebrandt, E.; Kurian, J.; Muller, M. M.; Schroeder, T.; Kleebe, H. J.; Alff, L. Controlled
52 oxygen vacancy induced *p*-type conductivity in HfO_{2-x} thin films. *Appl. Phys. Lett.* **2011**, *99*,
53 112902.

54
55 (28) Li, F. M.; Bayer, B. C.; Hofmann, S.; Dutson, J. D.; Wakeham, S. J.; Thwaites, M. J.;
56 Milne, W. I.; Flewitt, A. J. High-*k* (*k*=30) amorphous hafnium oxide films from high rate room
57
58
59
60

1
2
3 temperature deposition. *Appl. Phys. Lett.* **2011**, *98*, 252903.

4
5 (29) Keum, D. H.; Cho, S.; Kim, J. H.; Choe, D. H.; Sung, H. J.; Kan, M.; Kang, H.; Hwang, J.
6 Y.; Kim, S. W.; Yang, H.; Chang, K. J.; Lee, Y. H. Bandgap opening in few-layered monoclinic
7 MoTe_2 . *Nat. Phys.* **2015**, *11*, 482-486.

8
9 (30) Ueno, K.; Fukushima, K. Changes in structure and chemical composition of α - MoTe_2 and
10 β - MoTe_2 during heating in vacuum conditions. *Appl. Phys. Express* **2015**, *8*, 095201.

11
12 (31) Vellinga, M. B.; de Jonge, R.; Haas, C. Semiconductor to metal transition in MoTe_2 . *J.*
13 *Solid State Chem.* **1970**, *2*, 299-302.

14
15 (32) Wong, H. P.; Lee, H.; Yu, S.; Chen, Y.; Wu, Y.; Chen, P.; Lee, B.; Chen, F. T.; Tsai, M.
16 Metal–Oxide RRAM. *Proceedings of the IEEE* **2012**, *100*, 1951-1970.

17
18 (33) Zheng, X.; Wei, Y.; Deng, C.; Huang, H.; Yu, Y.; Wang, G.; Peng, G.; Zhu, Z.; Zhang, Y.;
19 Jiang, T.; Qin, S.; Zhang, R.; Zhang, X. Controlled Layer-by-Layer Oxidation of MoTe_2 via O_3
20 Exposure. *ACS Appl. Mater. Interfaces* **2018**, *10*, 30045-30050.

21
22 (34) Muller, G.; Happ, T.; Kund, M.; Lee, G. Y.; Nagel, N.; Sezi, R. Status and outlook of
23 emerging nonvolatile memory technologies, IEEE International Electron Devices Meeting
24 (IEDM), **2004**; 10.1109/IEDM.2004.1419223.

25
26 (35) Symanczyk, R.; Balakrishnan, M.; Gopalan, C.; Happ, T.; Kozicki, M.; Kund, M.;
27 Mikolajick, T.; Mitkova, M.; Park, M.; Pinnow, C.-U.; Robertson, J.; Ufert, K.-D. Electrical
28 characterization of solid state ionic memory elements. *NVMTS Tech. Dig.* **2003**, 17-1.

29
30 (36) Thomas, J. P.; Mackowski, J. M.; Tousset, J. Kinetics of Drift and Thermal-Diffusion of
31 Gold Electrodes into Amorphous-Semiconductor Thin-Films. *Nucl. Instrum. Methods* **1978**, *149*,
32 265-269.

33
34 (37) Collins, R. A.; Jones, G. Evidence for Metal-Ion Diffusion during Memory-Switching in
35 Thin Selenium Films. *J. Phys. D: Appl. Phys.* **1978**, *11*, L13-L16.

36
37 (38) Blech, I. A.; Kinsbron, E. Electromigration in Thin Gold-Films on Molybdenum Surfaces.
38 *Thin Solid Films* **1975**, *25*, 327-334.

39
40 (39) Etzion, M.; Blech, I. A.; Komem, Y. Study of Conductive Gold Film Lifetime under High-
41 Current Densities. *J. Appl. Phys.* **1975**, *46*, 1455-1458.

42
43 (40) Pinnel, M. R. Diffusion-related behaviour of gold in thin film systems. *Gold Bull.* **1979**, *12*,
44 62-71.

45
46 (41) English, C. D.; Shine, G.; Dorgan, V. E.; Saraswat, K. C.; Pop, E. Improved contacts to
47 MoS_2 transistors by ultra-high vacuum metal deposition. *Nano Lett.* **2016**, *16*, 3824-3830.

48
49 (42) Ghatak, S.; Pal, A. N.; Ghosh, A. Nature of Electronic States in Atomically Thin MoS_2
50 Field-Effect Transistors. *ACS Nano* **2011**, *5*, 7707-7712.

51
52 (43) Desai, S. B.; Madhvapathy, S. R.; Amani, M.; Kiriya, D.; Hettick, M.; Tosun, M.; Zhou, Y.
53 Z.; Dubey, M.; Ager, J. W.; Chrzan, D.; Javey, A. Gold-Mediated Exfoliation of Ultralarge
54 Optoelectronically-Perfect Monolayers. *Adv. Mater.* **2016**, *28*, 4053-4058.

55
56 (44) Velicky, M.; Donnelly, G. E.; Hendren, W. R.; McFarland, S.; Scullion, D.; DeBenedetti,
57 W. J. I.; Correa, G. C.; Han, Y. M.; Wain, A. J.; Hines, M. A.; Muller, D. A.; Novoselov, K. S.;

1
2
3 Abruna, H. D.; Bowman, R. M.; Santos, E. J. G.; Huang, F. M. Mechanism of Gold-Assisted
4 Exfoliation of Centimeter-Sized Transition-Metal Dichalcogenide Monolayers. *ACS Nano* **2018**,
5 *12*, 10463-10472.

6
7 (45) Chen, B.; Sahin, H.; Suslu, A.; Ding, L.; Bertoni, M. I.; Peeters, F. M.; Tongay, S.
8 Environmental Changes in MoTe₂ Excitonic Dynamics by Defects-Activated Molecular
9 Interaction. *ACS Nano* **2015**, *9*, 5326-5332.

10
11 (46) Zhu, H.; Wang, Q. X.; Cheng, L. X.; Addou, R.; Kim, J. Y.; Kim, M. J.; Wallace, R. M.
12 Defects and Surface Structural Stability of MoTe₂ Under Vacuum Annealing. *ACS Nano* **2017**,
13 *11*, 11005-11014.

14
15 (47) Yoo, S.; Eom, T.; Gwon, T.; Hwang, C. S. Bipolar resistive switching behavior of an
16 amorphous Ge₂Sb₂Te₅ thin films with a Te layer. *Nanoscale* **2015**, *7*, 6340-6347.
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60