

## Espacenet

## Bibliographic data: WO2006016312 (A1) — 2006-02-16

## FREQUENCY DIVIDER

Inventor(s):

ACAR MUSTAFA [NL]; LEENAERTS DOMINICUS M W [NL]; NAUTA BRAM [NL] + (ACAR, MUSTAFA, ; LEENAERTS,

DOMINICUS, M., W, ; NAUTA, BRAM)

Applicant(s):

KONINKL PHILIPS ELECTRONICS NV [NL]; ACAR MUSTAFA [NL]; LEENAERTS DOMINICUS M W [NL]; NAUTA BRAM [NL] + (KONINKLIJKE PHILIPS ELECTRONICS N.V,; ACAR, MUSTAFA,;

LEENAERTS, DOMINICUS, M., W, ; NAUTA, BRAM)

Classification:

- international:

H03K23/54; H03K3/356

- cooperative:

H03K23/54; H03K23/542; H03K3/356017

**Application** number:

WO2005IB52534 20050727

**Global Dossier** 

**Priority** 

EP20040103804 20040806

number(s):

as:

Also published CN101002389 (A) CN101002389 (B) EP1776765 (A1) EP1776765 (B1) JP2008509590 (A) JP4756135 (B2)

KR101125535 (B1) KR20070048714 (A) US2008265953 (A1)

US7737738 (B2) less

## Abstract of WO2006016312 (A1)

A frequency divider comprising, a first latch circuit (10) and a second latch circuit (10'), the second latch circuit (10') being crossed-coupled to the first latch circuit (10). Each latch (10; 10') comprises a respective sense amplifier coupled to a respective latch (11). The sense amplifiers comprise a first clock input for

10 10" <del>2</del>₹ 04 out

receiving a first clock signal (f, f) and 5 respective complementary first clock signal having a first frequency. The latches (11) comprise a second clock input (2f; 2f) for receiving a second clock signal and respective complementary second clock signal having a second frequency, the second frequency being substantially double the first frequency.