Abstract—In this paper we propose a baseband noise-canceling receiver architecture to increase in-band linearity. A key feature of the architecture is that all active circuits are in baseband, including the LNTA. The LNTA operating at baseband frequencies allows the use of feedback to increase the linearity. The paper analyzes a trade-off that exists between in-band linearity and noise in mixer-first receivers and shows how the proposed architecture breaks such trade-off. The receiver targets high IF bandwidths, enabled by a TIA composed of an OpAmp using only inverters. The paper describes the stabilization mechanism of this OpAmp with a unity gain bandwidth (UGB) of 7.6GHz. The receiver is fabricated in 22nm FDSOI CMOS. Measured results show an in-band IIP3 of > 9dBm for an IF bandwidth of 175MHz with sub-5dB NF across 1-6GHz LO.

Index Terms—Base-station, in-band linearity, noise-canceling, wide-band IF, inverters-only OpAmp, high UGB, stabilization, TIA, LNTA

I. INTRODUCTION

Recently, increasing in-band linearity has become an important focus in many sub-10GHz receiver applications, mainly those where the band of interest may contain many signals, like cognitive radio [1], base station applications [2] and intra-band carrier aggregation scenarios [3]. Other emerging areas where high in-band linearity is necessary include self-interference cancellation for in-band full-duplex receivers with significant cancellation in the digital domain [4], [5] and MIMO applications involving beam-forming that takes place (partly) in the digital domain [6].

Most of the above applications are increasingly targeting higher IF-bandwidths, mainly driven by higher data-rate demands. For instance, [1] targets high IF-bandwidth for cognitive radio and 5G wireless applications. [7] also aims at high IF-bandwidth for 5G bands below 6GHz. Similarly, works on base-station receiver designs [8], [9] have targeted high IF-bandwidth to support all 3GPP bands.

Therefore, receivers with both high in-band linearity and wide IF-bandwidth are desired for many applications. It is also desired that other receiver performances such as NF, Out of Band (OoB) linearity, and input matching are not degraded.

To achieve high linearity, mixer-first topologies have been popular, as they can postpone voltage swing to the end of the receive chain. A few of those architectures are shown in Fig. 1.

Receivers like in Fig. 1(a) ([10], [11]) generally rely on the impedance at the input of the baseband amplifier (-A in Fig. 1(a)) for input matching to achieve low NF. There will be significant swing at the input of the baseband amplifier in these receivers. Hence such receivers trade-off in-band linearity for low NF. The topology in Fig. 1(b) [2] is a good choice for high in-band linearity due to the virtual ground at the input of the TIA. However, it is more noisy due to the 50Ω matching resistor. The receiver shown in Fig. 1(c) [12] achieves virtual ground at the input of the TIAs and also cancels the noise of the matching resistor. However, the LNTA operating at RF frequencies either limits the input matching or the linearity.

Fig. 1(d) [13] is another good choice to increase in-band linearity because of the virtual short between the inputs of the baseband amplifier. But due to its lack of input matching, it is not practical in many applications.

In [14], we proposed a Base Band Noise Canceling (BBNC) receiver architecture targeting both high in-band linearity and high IF-bandwidth without compromising on other performances such as NF, OoB linearity, and input matching. Compared to [14], in this paper we provide a more detailed analysis of the various properties of the architecture, as well as more mathematical analysis and design guidelines. We also provide analysis and design guidelines for the 7.6GHz unity gain bandwidth (UGB) 3-stage inverter-only OpAmp.

The rest of this paper is organized as follows. The proposed
receiver architecture is presented and briefly described in section II. In depth analysis of the various properties of the architecture and trade-offs are given in section III. Section IV shows the full circuit implementation and circuit design details. This section also includes prior art on wide band TIA design and detailed analysis of the 3-stage inverter-only OpAmp. Section V deals with the experimental results and comparison with prior art. Section VI concludes the paper.

II. ARCHITECTURE

The proposed receiver is shown in Fig. 2. It is a noise-canceling architecture with the feature that all active circuits operate in baseband, including the LNTA. Input matching is provided by $R_B$, whose impedance is frequency translated to the input by the passive mixer. Both the TIAs have virtual ground at their input.

The proposed receiver achieves higher in-band linearity mainly because of the virtual ground at the input of the TIAs and the LNTA operating in baseband. The virtual ground at the input of the TIAs not only reduces the swing at their inputs, but also allows the loop-gain to be $>1$ unlike in the case of the architecture shown in Fig. 1 (a). Higher loop-gain further reduces the distortion produced by the TIAs.

Furthermore, operating the LNTA in baseband enables the use of feedback to achieve the desired linearity. Feedback not only increases the linearity of the LNTA, but also makes the linearity robust to PVT changes. Most RF LNTAs do not have this luxury, such that they dominate the overall non-linearity, with linearization techniques suffering from variation across PVT as explained in [15].

The N-path filter formed by the source impedance and the capacitor $C_N$ rejects OoB interferers. Unlike [12], where the LNTA operates at RF, input capacitance of the LNTA only (slightly) affect the bandwidth of the N-path filter and hence does not degrade input matching at high frequencies. Also, it is a noise canceling architecture where the noise of the matching resistor $R_B$ is canceled by an auxiliary path containing an LNTA with transconductance $G_m$. We analyze all the properties in greater detail in the next section.

Fig. 2. Proposed baseband-matching-resistor noise-canceling receiver architecture

III. ARCHITECTURE ANALYSIS

Fig. 3 shows a circuit model for mixer-first receivers mainly simplifying the frequency translation effects of the mixer switches in the receiver analysis [16], [11]. This model greatly simplifies analysis of input matching, noise, and conversion gain. Note that $Z_{in}$ is the input impedance in the RF domain which has to be matched to 50$\Omega$. $Z_{BB}$ inside the dashed box is same as the $Z_{BB}$ in Fig. 2 which is the impedance towards the baseband part of the mixer switches. Similarly, the voltage $V_{BB}$ inside the dashed box represents the downconverted voltage on the baseband part of the mixer switches. The value of $\gamma$ in Fig. 3 depends on the number of paths and mixer switch duty cycle and is approximately 0.2 for the 4-path, 25% we will use here. Similarly $4.3(R_S + R_{SW})$ models the shunting impedance ($Z_{sh}$ in [16]) for this case.

A. Input Matching

To simplify the input matching analysis, Fig. 3 can be rewritten as shown in Fig. 4 (a), considering only the resistive part ($R_{BB}$) of the $Z_{BB}$. Since the input of the auxiliary path (LNTA) in Fig. 2 is capacitive and only visible out-of-band, only the main path is considered as shown in Fig. 4 (b) to calculate $R_{BB}$. The effect of the reactive part of $Z_{BB}$ is studied later in the subsection on N-path filtering and conversion gain. Also, the switch resistance $R_{SW}$ is neglected, since its value is designed to be low because its noise can not be canceled. Nevertheless, switch resistance is considered later for noise analysis.

The analysis starts with the matching resistance $R_{in}$ which should be equal to 50$\Omega$. Then $R_{BB}$ should be [17]:

$$R_{BB} = \frac{4.3}{3.3} \times \frac{R_S}{\gamma}$$

where $R_S$ is 50$\Omega$ and $\gamma$ is approximately 0.2 for 4-path filtering. Also, from Fig. 4 (b), $R_{BB}$ can be written as

Fig. 4. (a) Circuit model for input matching. (b) circuit to calculate $R_{BB}$.
Thus, from (2), it is a design freedom how to distribute $R_{BB}$ between $R_B$ and $R_v$.

Furthermore, from (3), it appears that for a chosen value of $R_v$, there are multiple sets of values of $R_{F1}$ and $A_1$ available as design freedom. However, there is an additional design constraint coming from the required conversion gain from the antenna input to the output of the TIA which generally feeds the ADC. It can be seen from Fig. 4 (a) that the conversion gain from $V_S$ to $V_{BB}$ is a constant since $R_{BB}$ is fixed. If the gain from $V_{BB}$ to $V_O$ as shown in Fig. 4 (b) is fixed to $-A_0$, it can be written as

$$V_O/V_{BB} = -R_v 	imes A_1 R_B + R_v = -A_0$$  \hspace{1cm} (4)

Since $R_B + R_v$ is fixed due to matching constraint (2), $R_v 	imes A_1$ also becomes fixed due to gain constraint (4). Hence only one of the $R_B$, $R_v$, $-A_1$, or $R_{F1}$ becomes an independent variable as varying one of them fixes the value of the others. $R_v$ is chosen here as the independent variable for the forthcoming analysis as it appears in all the three equations, i.e., (2), (3) and (4).

**B. In-Band Linearity**

The value of $R_{BB}$ can be calculated to be $321\Omega$ from (1) for 4-path filtering. Hence $R_v$ can be varied from $321\Omega$ to $0\Omega$ according to (2) while varying $R_B$ by the same amount in the other direction. The equation to calculate noise factor from [17] is rewritten as follows to analyze the variation of NF when $R_v$ is varied from $321\Omega$ to $0\Omega$:

$$F = 1 + \frac{R_S}{4.3 \times R_S} + \frac{R_B \times R_S}{\gamma \times R_{BB}^2}$$ \hspace{1cm} (5)

Note that to simplify the analysis, noise due to only $R_B$ of total $R_{BB}$ is considered in (5) as the noise due to $R_v$ (equivalently noise due to $R_{F1}$ in Fig. 4 (b)) can be made negligible as illustrated in [17]. Also, $-A_1$ is assumed to be noiseless and the assumption that $R_{SW}$ is zero is continued.

Now, the variation in $R_v$ from $321\Omega$ to $0\Omega$ results in a NF variation from 0.9dB to 3dB as shown in Fig. 6. Hence most mixer-first architectures as in Fig. 1 (a) depend on achieving $R_v = 321\Omega$ to achieve low NF [11]. However, this is not the optimal choice for in-band linearity, as we will show next.

Consider the $l^+$ slice of Fig. 5 (a) which is the main path of the architecture in Fig. 2. To understand the effect of different values of $R_v$ on in-band linearity, the loop gain $T_0$ (of the TIA with amplifier $-A_1$) will be formulated as a function of $R_v$. For this, $R_{ES}$ in Fig. 5 (a) is determined first.

$R_{ES}$ can be evaluated using the circuit in Fig. 5(b) following similar steps as in [2]. $R_{ES}$ is obtained from calculating the average current $I_{test}$ for the applied DC voltage $V_{test}$. The $\phi_{l^+}$ represents the LO signal which controls the mixer switch in the $l^+$ path. Since the switching frequency of $\phi_{l^+}$ and $-3dB$ frequency due to $R_S C_N$ are both higher than the in-band frequencies of interest, $R_{ES}$ evaluated at DC can be used for all in-band frequencies. For 25% duty cycle $\phi_{l^+}$, average $I_{test}$ is equal to $V_{test}/4R_s$, resulting in $R_{ES} = 2000\Omega$.

Now considering Fig. 5 (c), the loop gain $T_0$ of the TIA can be calculated as

$$T_0 = A_1 \left( \frac{R_{ES} + R_B}{R_{ES} + R_B + R_{F1}} \right)$$ \hspace{1cm} (6)

which can be rewritten using (2), (3) and (4) in terms of constants and the independent variable $R_v$ as

$$T_0 = \frac{A_0 R_{BB}}{R_v} \times \left( \frac{R_{ES} + R_{BB} - R_v}{R_{ES} + R_{BB} + A_0 R_{BB}} \right)$$ \hspace{1cm} (7)

Fig. 6 shows the graph of $T_0$ as a function of $R_v$ for $A_0 = 10$. It can be observed that $T_0$ increases with the decreasing of $R_v$. The higher the loop gain $T_0$, the higher the in-band linearity will be, since the coefficients1 of the nonlinear terms in the polynomial defining the nonlinear transfer function are suppressed by the loop gain $T_0$ [18], [19]. Thus a lower value of $R_v$ leads to higher in-band linearity. Note that this increase in in-band linearity generally comes at the cost of power since according to (4), gain $A_1$ has to be increased to obtain lower $R_v$.

Thus, a clear trade-off between NF and in-band linearity can be observed for the mixer-first architecture of the form in Fig. 1 (a), given the matching and conversion gain constraints. However, the noise canceling architecture proposed in Fig. 2 breaks this trade-off. Since high in-band linearity is targeted in this work, a low $R_v$ value is required which gives rise to degraded NF performance in the main path because all matching resistance must be provided by $R_B$. However, the auxiliary path cancels this noise, breaking the trade-off.

1The coefficients of the polynomial defining the nonlinear transfer function may also depend on the loop gain $T_0$ depending on the implementation of $-A_1$. 

---

**Fig. 5.** (a) $l^+$ slice of Fig. 2 to calculate $R_{ES}$, (b) equivalent circuit to evaluate $R_{ES}$ and (c) circuit model to analyze loop gain.
The analysis above also holds for the TIA in the auxiliary path. However, since the output resistance of the LNTA is generally higher than the feedback resistance of the TIA, loop gain in the auxiliary path is >1 in most cases and hence linear.

The LNTA is another block that can limit the linearity of receivers especially LNTAs operating at RF frequencies such as the one in Fig. 1 (c). In section IV A about the circuit design we will show that because the LNTA can work in baseband in our topology, we can use more feedback for higher linearity.

### C. Noise

Consider Fig. 7 to analyse the noise cancelling mechanism. Since the receiver is designed for high in-band linearity, virtual ground is assumed at the input of the TIAs. The noise voltage of matching resistor $R_B$ is represented by the voltage source $V_n$. Signal voltage and noise due to $V_n$ are pictorially represented at node x and the output of main and auxiliary path. It can be seen that the noise voltages at the output of both paths are in phase, while the signal voltages are out of phase. The condition for noise cancelling of the matching resistor $R_B$ is:

\[
V_n \times \frac{R_{F1}}{R_{ES} + R_B} = V_n \times \frac{R_{ES}}{R_{ES} + R_B} \times \frac{R_{F2}}{R_{LNTA}}
\]

which can be simplified to:

\[
\frac{R_{F1}}{R_{ES}} = \frac{R_{F2}}{R_{LNTA}}
\]

The different resistors in the above equation also impact various other specifications of the receiver. As calculated in the previous section, $R_{ES}$ is fixed by $R_S$. It will be shown in section IV A that $R_{LNTA}$ is chosen to obtain low noise in the LNTA. The resistor $R_{F1}$ determines the gain of the main path. In this design, $R_{F2}$ is adjusted to satisfy (9). The choice of $R_{F2}$ also sets the gain of the auxiliary path. Note that $R_{ES}$ depends on external $R_S$ and does not follow the rest of the on-chip resistors in the above equation across PVT variations. However, to simplify the design, calibration circuits are not included since a significant noise cancellation is obtained even without such fine-tuning.

To include the effect of switch resistance $R_{SW}$ on noise, Fig. 4 (a) is rewritten as shown in Fig. 8 (a). The resistance $R_{BB}$ is approximated to $R_B$ in this model, since a low $R_v$ is chosen for high in-band linearity. Note that the $R_B$ also depends on $R_{SW}$ due to the input matching constraint:

\[
R_B = \frac{4.3 \left( R_S^2 - R_{SW}^2 \right)}{\gamma 3.3 R_S + 5.3 R_{SW}}
\]

Assuming that the noise due to $R_B$ can be cancelled, the effect of $R_{SW}$ on noise factor $F$ can be calculated from [17] as:

\[
F = \left( 1 + \frac{R_{SW}}{R_S} \right) \left( 1 + \frac{1}{4.3} \right)
\]

Fig. 8 (b) shows the plot of NF and $R_B$ for $R_{SW}$ between 0 and 50Ω. It can be observed that NF increases from 0.9-3.9dB in this range. An $R_{SW}$ of 8Ω is chosen in this work. This value guarantees <1.5dB NF when $R_B$ noise is cancelled. $R_{SW}$ is not decreased beyond this point as this would degrade input matching at higher frequencies due to parasitic capacitances. Moreover there are other sources of noise such as the LNTA and the TIAs.

### D. N-path Filtering and Conversion Gain

The N-path filtering and conversion gain of Fig. 2 are analyzed as follows: first, the transfer function of the downconversion of the antenna voltage to $V_{BB}$ is calculated and then the transfer functions from $V_{BB}$ to both the outputs ($V_{o,main}$ and $V_{o,aux}$) are analyzed. Since the UGB of $-A_1$ is high, a virtual ground can be assumed at its input at near-out-of-band frequencies. Hence the $Z_{BB}$ in Fig. 2 is a parallel combination of $R_B$ and $C_N$.

Consider Fig. 3 to calculate $V_{BB}(s)/V_S$. For this, the voltage transfer from $V_S$ to the voltage across $\gamma Z_{BB}$ is determined first and then the resulting transfer is multiplied by
For a source degenerated inverter, the used as LNTA in this work.

Now, \( V_{BB}(s) \) can be written as [11], [16]:

\[
\frac{V_{BB}(s)}{V_S/2} = \frac{4.3\sqrt{\gamma R_B}}{(4.3R_S + 5.3\gamma R_B)} \left(1 + \frac{s(4.3/5.3)R_S R_B C_N}{(4.3/5.3)R_B + \gamma R_B}\right)
\]

Since the above transfer function from RF source voltage to baseband side of the mixer switches is first order low pass in nature, the bandpass N-path filter formed at the RF side of the mixer switches is second order in nature. Note that the DC gain of (12) is 0.9dB and the pole is a parallel combination of the resistors \( R_S, 4.3R_S, \gamma R_B \), and capacitor \( C_N/\gamma \).

Now, again assuming virtual ground at the inputs of \(-A_{1/2}\) (in Fig. 2) at near-out-of-band frequencies, it can be observed that the transfer functions from \( V_{BB} \) to output of the main \((V_{o,main})\) and auxiliary \((V_{o,aux})\) paths are also first order low pass in nature with poles due to TIAs at \(1/R_{F1}C_{F1}\) and \(1/R_{F2}C_{F2}\) respectively.

Thus the overall conversion gain from RF voltage to output voltages of both main and auxiliary paths are second order low pass in nature. Also, note that both the poles, i.e., N-path pole and TIA pole are at real frequencies. In this work, to simplify the design, TIA poles are designed at 200MHz and the N-path filter pole is placed at sufficiently higher frequency of 475MHz such that N-path filter pole does not strongly affect the overall IF bandwidth (175MHz) of the receiver.

IV. CIRCUIT DESIGN AND IMPLEMENTATION

Fig. 9 shows the circuit implementation of the proposed receiver in a 22nm FDSOI CMOS process. An external balun with \(1 : \sqrt{2}\) turns ratio is used to convert the single ended RF input source to 100\(\Omega\) differential input of the receiver. Mixer switches are driven by a 25\% duty cycled clock operating at the LO frequency. On-chip amplifiers (to obtain square wave), \(\sqrt{2}\) and 25\% duty cycle generation circuits are used to generate such waveforms from a differential sinusoidal clock input operating at twice the LO frequency [20]. Fig. 9 also shows circuits to measure noise and linearity separately, which will be explained in the measurement section.

A. LNTA

As mentioned in the section on in-band linearity, LNTAs operating at RF frequencies can limit the linearity of the receivers. In this section, this limitation is explained and illustrated in the context of the source degenerated inverter used as LNTA in this work.

Consider the LNTA shown in Fig. 10 (a). For simplicity, let the matching be provided by the \( R_S \) shown. The Value of \( R_{LNTA} = 2 \times R_{LNTA} = 130 \Omega \) is chosen such that noise due to \( R_{LNTA} \) does not dominate the NF of the receiver. For a source degenerated inverter, the \( g_m R_{LNTA} \) product indicates the amount of feedback, where \( g_m = g_m + g_m + g_m + g_m \), in the circuit considered. From [19], \( P_{1IP3} \) of the LNTA increases by increasing the \( g_m R_{LNTA} \) product. In this simulation, \( g_m R_{LNTA} \) is increased by impedance scaling the \( g_m \), i.e., scaling the width of the transistors and current through the transistors together. Increasing \( g_m \) also leads to higher capacitance at the input of the LNTA which will degrade input matching and lower the \(-3dB\) corner frequency (\(\omega_{-3dB}\)) for the transfer function \( V_I/V_s \). Note that the effect of \( C_{gs} \) of the input transistor on \(\omega_{-3dB}\) becomes constant with increase in \(g_m R\) product due to the degeneration, however the effect of \(C_{gd}\), which is approximately half of that of \(C_{gs}\) in saturation region, increases.

Fig. 10 (b) shows \( P_{1IP3} \) and \(\omega_{-3dB}\) as a function of \(g_m R_{LNTA} \) product. The trade-off between \( P_{1IP3} \) and \(\omega_{-3dB}\) can be clearly observed. Hence operating LNTA in baseband as proposed in this work (Fig. 2) breaks this trade-off and allows for various feedback based architectures for LNTA to not only to increase linearity, but also make them robust across PVT which is not possible in architectures which does not have feedback [15].

The transistor length is chosen at 50nm for the above simulation. The length is not decreased below this, even though a lower length improves \(\omega_{-3dB}\) for a given \(g_m R_{LNTA} \) product as it also degrades the \( P_{1IP3} \) due to short channel length effects.

Fig. 9 shows the LNTA and its replica bias circuit implemented in this design. 2 \( \times R_{LNTA} \) is chosen to be 13\(\Omega\) for low noise performance. A \( g_m \) \((g_m + g_m + g_m) \) value of 500\(\text{mS} \) \((g_m R_{LNTA} \approx 3.2)\) results in an IIP3 of 9dBm. Note that \(g_m\) is not increased beyond this point as this not only leads to higher power but also to higher supply voltage requirements. The receiver is powered by a single supply voltage of 0.83V.

The gates of the transistors \(M_P\) and \(M_N\) are biased with different voltages to increase the \( g_m / I_{dd} \) and the \( g_m / V_{dd} \) of the LNTA, where \( I_{dd} \) and \( V_{dd} \) refer to the DC current and supply voltage of the LNTA respectively. The \(-3dB\) corner frequency of the high pass filter formed by the AC coupling is 100kHz. The replica bias circuit is a 12 times scaled down version of the LNTA. Output of the LNTA is biased around mid-supply, identical to the input of the TIA.

B. TIA

Designing for a wide IF-bandwidth in mixer-first receivers boils down to the design of a wide-band TIA. In mixer-first receivers where input matching is achieved by the feedback resistor of the TIA such as in [11], [10], stability is not a major concern since loop gain \(T_0\) is less than 1. However, in receiver architectures where the TIA needs to act as a virtual ground, \(T_0\) greater than 1 is desired. Hence stability becomes a major challenge especially when wide IF bandwidth is also desired along with high in-band linearity. Therefore there is a revived interest in design of OpAmps with high UGB in such receiver applications.

Table I shows three recent works on such high UGB OpAmps. [21] utilizes pole-zero compensation to achieve high UGB. [21] achieves in-band IIP3 as high as 33dBm, however note that the IF bandwidth is only 20MHz and it benefits from a 1.8V supply. [1] and [22] employ feed forward based compensation to achieve high UGB. They report an in-band
**IIP3 of 15.1dBm and 19.4dBm in the respective bandwidths of 200MHz and 80MHz and also benefit from a 1.8V supply.**

In our design, the OpAmps used in the TIAs of both main and auxiliary paths are designed using only inverters (DC coupled). First major advantage of inverter based analog design is that the design scales with the process, for example, inverter based OpAmp designed in this work uses the same supply (0.83V) as that of digital circuits, whereas OpAmps designed in [1], [21], [22] and [3] needs a higher supply voltage compared to that used by the digital circuits. Secondly, the inverters avoid unnecessary internal nodes ([23]) such that the bandwidth can be high- this is reflected in the UGB reported in this work (7.6GHz). Other advantages include high SNR due to current reuse, and linearity benefits because of rail to rail output swing even though PSRR is poor. The result is an OpAmp with state-of-the-art performance that can work at this low supply voltage.

The performance summary in Table I is for the OpAmp in the auxiliary path. For this OpAmp, the feedback factor is one, because the output impedance of the LNTA is higher than the impedance of the feedback network. Analysis and design considerations can be extended to the OpAmp in the main path by considering the different feedback factor.

### C. 3-Stage Inverter-Only OpAmp

The stabilization mechanism and design considerations for the OpAmp are explained with the help of Fig. 11. For simplicity, no external load capacitor is assumed which had little effect on the stabilization technique or design.
such that the gain required at a pole-zero plot. The Miller capacitor value needs to be chosen such that the gain of the OpAmp is assumed to have a gain of $A$ as shown in Fig. 11(b). Without loss of generality, each inverter option in a single ended design is a cascade of three inverters, and hence stabilizes OpAmp.

A simple choice is to use an inverter as the OpAmp. However, as shown in the Bode plot of Fig. 11(b), gain $A$ of the inverter is lower than the gain $G$ desired for linearity. Without loss of generality, the location of $f_1$, the pole frequency of the inverter is assumed to be at higher frequency than $f_{IF}$.

Since the overall OpAmp needs to be inverting, the next option in a single ended design is a cascade of three inverters, as shown in Fig. 11(b). Without loss of generality, each inverter stage is assumed to have a gain of $A_{dB}$ and a single pole at frequency $f_1$ as shown in the corresponding Bode and pole-zero plots. The gain rolls-off with 60dB/decade through the UGB, so the OpAmp is unstable when used in feedback.

As a first step towards stabilizing the 3-stage inverter in Fig. 11(b), a Miller capacitor with Right Half Plane (RHP) zero removing resistor is added parallel to the middle inverter and hence stabilizes OpAmp.

A feed forward path as shown in Fig. 11(d) is added as a final step towards stabilization. The feed forward path adds a zero$^2$, so there are two poles and one zero below $f_{UGB}$. Hence the Bode plot goes through $f_{UGB}$ with 20dB/decade roll-off as a first order system. The dashed line shown in the Bode plot is the magnitude response of the feed forward path. Overall magnitude response is dominated by the 3-stage cascaded inverter path till the zero is introduced and then the feed forward path takes over at high frequencies.

Fig. 11 shows the values of the $g_m$ of the inverters of various stages of the OpAmp. $g_{m1}$ is chosen such that its thermal noise contribution is low. The length of the transistors of this stage is also chosen higher compared to other stages to reduce its flicker noise. $g_{m2}$ is chosen to be lower compared to other stages to reduce the power as it does not affect the performance of the OpAmp significantly. $g_{m3}$ is chosen such that it can source/sink sufficient linear current to the LNTA for the maximum input power level. $g_{mf}$ is chosen to adjust the feedforward zero location to obtain desired phase margin.

considerations as explained later in the section. The OpAmp needs to be designed for a certain loop gain $T_0$ to achieve the desired in-band linearity. Hence a minimum gain $G$ is desired till the frequency $f_{IF}$ (Hz) as shown in the dotted lines in the Bode plot of Fig. 11(a).

![Fig. 11. Circuit, Bode plot and pole-zero plots to explain OpAmp Stabilization: (a) single stage inverter has insufficient self-gain, (b) 3-stage cascaded inverters roll-off at -60dB/decade through $\omega_{UGB}$, (c) Miller compensation with RHP zero removal improves roll-off at $\omega_{UGB}$ to 40dB/decade, still has potential for instability, and (d) a feed forward path introduces a zero and takes over high frequency response, hence 20dB/decade roll-off through $\omega_{UGB}$ and hence stabilizes OpAmp.](image)

$^2$The zero $Z_f$ due to feedforward path is located at higher frequencies than the $f_{IF}$ and does not severely degrade the settling characteristics of the OpAmp.
The OpAmp is loaded by the input capacitance of the measurement circuits (1.1pF) as shown in Fig. 9. This pushes the pole at the output of $g_{m,3}$ to lower frequencies than $f_1$. In this design, this pole still remains higher than $f_{1F}$ as shown in Fig. 12(a). Even though $f_{UGB}$ of the OpAmp is decreased due to the capacitive loading at its output, the gain of the OpAmp at $f_{1F}$ does not change.

Another practical consideration is that the feedback factor of the OpAmp is not exactly one and has a frequency dependence. This does not change the above analysis significantly as long as the output impedance of the LNTA is much higher than the impedance of the feedback network. However, this nonideality introduces an additional pole and zero in the loop gain. Fig. 12(b) shows the circuit model to include this effect. $-A_2$ in Fig. 12(b) is the OpAmp in the auxiliary path analyzed in Fig. 11. $R_2$ denotes the output resistance of the LNTA and $C_2$ represents the total capacitance at the output/input of LNTA($-A_2$). The transfer function of the feedback network can be written as:

$$\frac{V_2(s)}{V_1(s)} = \frac{R_2}{R_2 + RF_2} \times \frac{1 + sRF_2C_{F2}}{1 + s(RF_2 \parallel R_2)/C_{F2}}$$

(13)

Thus, there will be one pole ($f_{fb}$) and zero ($Z_{fb}$) each in addition to the poles and zeros in the pole-zero plot of Fig. 11(d).

Fig. 12. (a) Bode plot showing the effect of capacitive loading at the output of the OpAmp and (b) Circuit to model pole and zero due to the feedback network.

Fig. 13 shows the simulation results of magnitude and phase response of the loop-gain $T_0$ of the OpAmp when placed in the TIA of the auxiliary path as shown in Fig. 9. The pole ($f_{fb}$) and zero ($Z_{fb}$) added by the feedback network along with $f_1$ and $Z_f$ are located between the dashed lines marked in the phase response of Fig. 13. It can be observed that $Z_{fb}$ at around 175MHz starts to improve the phase response, however, poles $f_{fb}$ and $f_1$ at slightly higher frequencies, start to degrade the phase response. However, feedforward zero ($Z_f$) added at higher frequencies, improves the phase response again.

Fig. 13 also includes the stability plots for extreme conditions with respect to process and temperature along with nominal conditions. It can be observed that phase margin is $> 75^\circ$ in all the cases. Location of the dominant pole due to Miller compensation can be seen at around 1MHz such that a loop gain of 38.2dB is available at the band-edge to achieve the desired in-band linearity. The UGB is located at around 7.6GHz as marked in the simulation.

Since the UGB of the OpAmp is 7.6GHz, high routing inductance during layout can lead to instability. Specifically, the routing inductance in the feedback path causes phase margin deterioration due to the series resonance of this inductance with $C_{F2}$.

Fig. 14 shows the simulation results explaining this effect. The solid line with 74\(^\circ\) phase margin shows the stability plot of the OpAmp without considering routing inductors. The dashed line shows the stability plot when the feedback path with $R_{F2}$ and $C_{F2}$ is routed as a single path. The large dimension of $C_{F2}$ (13.7pF) in the feedback path results in a routing length of 200\(\mu\)m with equivalent routing inductance of 200pH (assuming 1nH/mm routing inductance). This results in a phase margin of 13\(^\circ\), hence potential for instability. Series resonance can be observed as a bump in the magnitude plot and a sharp phase degradation in the phase plot. Splitting the feedback path up in two parallel ones reduces the inductance and pushes the resonance to higher frequencies, improving the phase margin to 72\(^\circ\) (dotted line).

Fig. 14. Bode plot showing the stability degradation due to routing inductance.
Note that common mode control is not necessary, since the OpAmps work independently and there is no coupling between any of the I/Q/+/-/main/aux paths.

**D. Linearity, bandwidth, and power trade-off of the OpAmp**

The high in-band IIP3 and wide IF bandwidth targeted in this work leads to an increased power consumption. A trade-off between power and in-band IIP3 of the LNTA was discussed in section IV A. Here, first, the trade-off between the linearity and power consumption of the OpAmp is analyzed. The OpAmp in the auxiliary path is considered for the analysis and the same can be extended to the OpAmp in the main path.

In this analysis, the band-edge IIP3 of the OpAmp is simulated for various values of the loop gain $T_0$ (at the band-edge). For every $T_0$, the power consumption of the OpAmp is optimized. This gives a relation between the IIP3 and power consumption of the OpAmp. Note that the IIP3 of the OpAmp is characterized by simulating the IIP3 of the OpAmp against its power consumption.

It can be observed from the solid line of the simulation result Fig. 15 (a) that a higher IIP3 (at higher $T_0$) at the band-edge comes at the cost of increased power consumption.

The trade-off between the bandwidth and power dissipation of the OpAmp can be analyzed with a similar simulation set-up with one key change. In the previous analysis, the IIP3 of the OpAmp is simulated against its power consumption ($T_0$) at one frequency (band-edge). However, in this analysis, the frequency up to which $T_0 > 38.2\text{dB}$ is valid is simulated against the power consumption of the OpAmp. This frequency indicates the IF bandwidth up to which a desired IIP3 can be obtained (as $T_0$ determines the IIP3). The simulation results in Fig. 15 (b) show that an increase in bandwidth also comes at the cost of the power consumption. A $T_0$ of 38.2dB is chosen for this simulation since this value is used as $T_0$ in the final design.

**E. Power consumption breakdown**

<table>
<thead>
<tr>
<th>Block</th>
<th>OpAmps of main path</th>
<th>OpAmps of Aux path</th>
<th>LNTAs</th>
<th>LO</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power (mW)</td>
<td>$15.2 \times 4$</td>
<td>$13 \times 4$</td>
<td>$12.4 \times 4$</td>
<td>$1.7$</td>
<td>$162.4\text{mW} + \text{LO}$</td>
</tr>
</tbody>
</table>

Table II shows the breakdown of the power consumption of the receiver calculated using the current consumed by various blocks as shown in Fig. 9. The OpAmp of the main path consumes more power than the OpAmp of the auxiliary path. This is because the feedback factor of the main path is lower than that of the auxiliary path. Though a low $R_{SW}$ is required in the mixer switches for low noise, compared to baseband circuits, i.e., LNTA and TIAs, much lower power is dissipated in the LO generation circuits. This is because the mixer switches benefit from minimum length transistors (20nm). The reduced capacitance for a given $R_{SW}$ and the reduced supply voltage due to lower transistor length greatly decreases the power dissipation in LO generation circuits compared to those designed with higher transistor length processes [11].

V. EXPERIMENTAL RESULTS

The receiver was realized on chip in a 22nm FDSOI CMOS process and has an active area of 0.48mm$^2$. A single supply voltage of 0.83V powers the chip. Fig. 16 shows a chip photo with the placement of the various receiver blocks. Mixer switches are placed near to the bond-pad so that RF routing is minimal. The four capacitors involved in N-path filtering are placed near the mixer switches to provide short return paths for the high frequency currents. The clk block includes a $\div 2$ circuit and a 4-phase 25% duty-cycle generation circuit.

**A. Test Setup**

The interface of the receiver inputs and outputs for the measurement can be seen in Fig. 9. The measurements were performed with a single-ended source, followed by a passive balun driving the receiver. The differential output voltage is measured by an active differential probe. The
receiver has circuits at the output to measure NF and IIP3 separately. Common-source amplifiers and all-pass voltage attenuator circuits are used at the output to measure NF and IIP3 respectively such that noise and distortion of the active differential probe do not dominate the respective measurements. The corresponding gain and attenuation were de-embedded. Note that Fig. 9 also shows the addition of the main path and auxiliary path signals.

B. Measurement Results

The measured IIP3 for both in-band and OoB are shown in Fig. 17. Two tones \( f_1 \) and \( f_2 \) are at \( \Delta f - 2MHz \) and \( \Delta f + 2MHz \) respectively, for the case of in-band IIP3 measurement. Note that \( \Delta f \) represents the offset from the LO frequency \( f_{LO} \), and \( f_{LO} = 3GHz \) in this case. IIP3 is >9dBm for all \( \Delta f \) within the measured TIA bandwidth of 175MHz. For the OoB IIP3 measurement, two tones \( f_1 \) and \( f_2 \) are at \( \Delta f \) and \( 2\Delta f - 50MHz \) such that the IM3 products are always at 50MHz. An approximate increase of 6dB can be observed for OoB IIP3 from \( \Delta f \) of 500MHz to 1GHz indicating the effect of N-path filtering which has a −3dB frequency of 475MHz. Since this −3dB frequency is more than two times away from the IF bandwidth, the advantage of OoB N-path filtering is not observed near band-edge. The measured IM3 curve for \( \Delta f = 20MHz \) is shown in Fig. 18 (a). This measurement shows that the IIP3 is valid till an input power of −20dBm which is approximately 600mVp-p swing at each single ended output.

![Fig. 17. Measured IIP3 across interferer offset frequencies](image)

It can be recollected from section IV that the simulated in-band IIP3 of the LNTA is 9dBm and that of the receiver considering the LNTA as an ideal block is 14dBm. Hence the overall in-band IIP3 of the receiver is limited by the LNTA. The measured in-band IIP3 of the receiver (11dBm) as shown in Fig. 17 is slightly higher than the IIP3 limited by the LNTA because of the more linear main-path that does not contain the LNTA. Although LNTAs such as [24] with more complex and stronger feedback can provide higher linearity, noise and power dissipation in such LNTAs increase due to the increased number of transistors. We use a source degenerated inverter as the LNTA as it provided the best trade-off among linearity, noise, and power of the circuits we considered.

The measured IIP3 for both in-band and OoB are shown in Fig. 17. Two tones \( f_1 \) and \( f_2 \) are at \( \Delta f - 2MHz \) and \( \Delta f + 2MHz \) respectively, for the case of in-band IIP3 measurement. Note that \( \Delta f \) represents the offset from the LO frequency \( f_{LO} \), and \( f_{LO} = 3GHz \) in this case. IIP3 is >9dBm for all \( \Delta f \) within the measured TIA bandwidth of 175MHz. For the OoB IIP3 measurement, two tones \( f_1 \) and \( f_2 \) are at \( \Delta f \) and \( 2\Delta f - 50MHz \) such that the IM3 products are always at 50MHz. An approximate increase of 6dB can be observed for OoB IIP3 from \( \Delta f \) of 500MHz to 1GHz indicating the effect of N-path filtering which has a −3dB frequency of 475MHz. Since this −3dB frequency is more than two times away from the IF bandwidth, the advantage of OoB N-path filtering is not observed near band-edge. The measured IM3 curve for \( \Delta f = 20MHz \) is shown in Fig. 18 (a). This measurement shows that the IIP3 is valid till an input power of −20dBm which is approximately 600mVp-p swing at each single ended output.

![Fig. 18. Measured (a) OIM3 at 20MHz offset and (b) S11 showing N-path filtering](image)

The measured result shows a close match with the measurement. The < 3dB NF at 80MHz confirms the noise-canceling property of the receiver. For comparison, simulated NF of the receiver without noise-canceling path (only main-path) is also shown in Fig. 19. Note that since the IF-bandwidth is more than two times smaller than the −3db frequency of the N-path filtering, the noise canceling is not affected by the N-path filtering across the IF bandwidth for a given LO frequency (3GHz in Fig. 20).

![Fig. 19. Measured SC21 at 3GHz LO](image)

Fig. 20 shows the measured NF at 3GHz LO frequency. Simulation result shows a close match with the measurement. The < 3dB NF at 80MHz confirms the noise-canceling property of the receiver. For comparison, simulated NF of the receiver without noise-canceling path (only main-path) is also shown in Fig. 20. Note that since the IF-bandwidth is more than two times smaller than the −3db frequency of the N-path filtering, the noise canceling is not affected by the N-path filtering across the IF bandwidth for a given LO frequency (3GHz in Fig. 20).

![Fig. 21. Measured key performance metrics for the receiver across LO frequencies](image)
effective mixer switch resistances. Increase in $R_{SW}$ not only degrades NF according to Fig. 8 but also increases $R_{ES}$ in noise canceling equation (9). Even though calibration to adjust the on-chip resistor values in (9) can improve the NF, such circuits are not included in this work. The $S_{11}$ well below $-10\, \text{dB}$ across 1-6GHz shows that large input capacitances of the LNTAs does not degrade the input matching at higher frequencies, as explained in section IV A. The $S_{11}$ improves at higher LO frequencies compared to that at 2GHz due to the tuning effect of the mixer input capacitance by the series bondwire inductance [25] [26]. We measured the receiver till 6GHz even though it is functional till 8 GHz in the extracted simulations due to the frequency limitation of the $2\times f_{LO}$ source (12.75GHz) feeding the $clk$ block.

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{fig20}
\caption{Measured NF of the overall receiver at 3GHz LO.}
\end{figure}

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{fig21}
\caption{Measured $S_{11}$, NF, $SC_{21}$, and IIP3 across LO frequencies}
\end{figure}

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{fig22}
\caption{Measured $CP_{1\, \text{dB}}$ and $B_{1\, \text{dB}}$ for various frequency offsets at 3GHz LO.}
\end{figure}

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{fig23}
\caption{Measured PSRR across IF frequency.}
\end{figure}

Because of quasi-differential nature of the active building blocks, the receiver is characterized for its susceptibility to power supply and common mode noise. Fig. 23 shows the measured PSRR at different frequencies. A bias tee network is used to superimpose sinusoidal tones at various frequencies over the dc supply voltage across the off-chip decoupling capacitor placed close to the chip. A PSRR of around 38dB is measured. Note that the voltage transfer from the off-chip decoupling capacitor to the on-chip decoupling capacitor decreases due to the increasing impedance of the bondwire inductance at higher frequencies. Therefore a higher PSRR is measured with respect to the off-chip decoupling capacitor above 100MHz.

Thanks to the double balancing mixer used, the receiver rejects considerable common mode noise. However, unlike PSRR measurement where the supply-noise is fed to the singled-ended supply input of the chip at IF frequencies, the measurement accuracy of the CMRR is limited as the common mode noise is fed to the differential inputs of the chip at RF frequencies. An overall CMRR of 27dB is measured at 3GHz LO limited by the low CMRR (35dB) of the balun and differential cables that feed the chip inputs. It is worth pointing out that even a mismatch of 0.25mm between two bondwires that feed the receiver differential inputs can already degrade the CMRR to 27dB.

For similar reasons, i.e., mismatches and the limited CMRR, an in-band IIP2 of 33.9dBm is measured ($f_1 = 70.1\, \text{MHz}$, $f_2 = 120.1\, \text{MHz}$, and $f_{LO} = 3\, \text{GHz}$).

Therefore to achieve high CMRR, PSRR, and IIP2 in such quasi-differential realizations, symmetric layout and large
devices are needed to reduce mismatch. Common mode rejection circuits in quasi-differential implementations like in [23] can be investigated to further increase the above performances.

C. Comparison

Focus of this work is to achieve high in-band linearity and wide IF bandwidth without compromising on other receiver performances such as NF, OoB IIP3, matching, etc. Table III shows the in-band IIP3 and IF bandwidth (along with other performances) of the state of the art receivers and compares it to our receiver performance. [1] is a close comparison to our work as it also achieves both high in-band IIP3 and wide IF bandwidth. However, even though [1] improves NF by cross coupling the gates of a differential common gate LNTA, its NF is higher than 5dB, whereas we achieve much lower NF due to the noise-canceling property of the receiver. Also, [1] uses a higher supply voltage of 1.8V to increase IIP3 compared to 0.83V used in our receiver. Additionally, inductors used in the common gate LNTA not only limit their low-frequency operation (3GHz compared 1GHz in our case) but also increases the chip area (1.2mm$^2$ for only I channel compared to 0.48mm$^2$ for both I and Q channels in our case). Nevertheless, due to the LNTA in the front-end, [1] does not possess the disadvantages of a mixer-first receiver [3, 27].

[3] and [5] are two other receivers that achieve high in-band IIP3, but both report this for a lower IF bandwidth of 20MHz and 10MHz respectively compared to 175MHz in our work. Furthermore they make use of higher analog supply voltages of 1.5V and 2.4V respectively to increase linearity. [9] measures a band-edge IIP3 of 12dBm, but this is after de-embedding the off-chip LNA, which is reflected in the higher noise figure of 12dB. We mainly target base-station applications and our power numbers are lower compared to [8] and [9] which target the same application.

VI. CONCLUSION

The proposed receiver can achieve high in-band linearity over a wide RF frequency range of 1-6GHz. This is mainly because all active circuits operate at baseband frequencies and can be designed using feedback, both the LNTA and the TIA. The input capacitance of the LNTA in baseband does not degrade the input matching unlike that of an LNTA operating at RF frequencies. A strong feedback (high loop-gain) in the TIA in mixer-first receiver architectures increases their NF. The noise-canceling property of the proposed receiver breaks this trade-off allowing both low NF and high in-band linearity. A high loop-gain of the TIA with wide IF bandwidth also demands for an OpAmp with high UGB. An inverter-only multi-stage OpAmp is designed for this.

ACKNOWLEDGEMENTS

We would like to thank Texas Instruments for funding this project and Global Foundries for silicon donation. We thank Salvatore Finocchiaro and Francesco Dantoni for valuable discussions. We would like to thank H. de Vries and A. R. Rop for help during measurement and G. Wienk for CAD assistance.

REFERENCES


Ronan A.R. van der Zee (M’07) received the B.E. degree from the R. V. College of Engineering, Bengaluru, India, in 2012, and the M.S. degree in electrical engineering from IIT Madras, Chennai, India, in 2016. He is currently pursuing the Ph.D. degree with the University of Twente, Enschede, The Netherlands. He was a Design Engineer with Texas Instruments India Ltd., Bengaluru, from 2015 to 2017.

He was a recipient of the 2016 Technoinventor award in the masters category from the India Electronics and Semiconductor Association and one of the winners of the 2019 IEEE Solid-State Circuits Society International Student Circuit Contest.

Anoop Narayan Bhat (M’17) received the B.E. degree from the R. V. College of Engineering, Bengaluru, India, in 2016. He is currently pursuing the Ph.D. degree with the University of Twente, Enschede, The Netherlands. He was a Design Engineer with Texas Instruments India Ltd., Bengaluru, from 2015 to 2017.
Bram Nauta (M’91–SM’03–F’07) was born in 1964 in Hengelo, The Netherlands. In 1987 he received the M.Sc degree (cum laude) in electrical engineering from the University of Twente, Enschede, The Netherlands. In 1991 he received the Ph.D. degree from the same university on the subject of analog CMOS filters for very high frequencies. In 1991 he joined the Mixed-Signal Circuits and Systems Department of Philips Research, Eindhoven the Netherlands. In 1998 he returned to the University of Twente, where he is currently a distinguished professor, heading the IC Design group. Since 2016 he also serves as chair of the EE department at this university. His current research interest is high-speed analog CMOS circuits, software defined radio, cognitive radio and beamforming.

He served as the Editor-in-Chief (2007-2010) of the IEEE Journal of Solid-State Circuits (JSSC), and was the 2013 program chair of the International Solid State Circuits Conference (ISSCC). He served as the President of the IEEE Solid-State Circuits Society (2018-2019 term).

Also, he served as Associate Editor of IEEE Transactions on Circuits and Systems II (1997-1999), and of JSSC (2001-2006). He was in the Technical Program Committee of the Symposium on VLSI circuits (2009-2013) and is in the steering committee and programme committee of the European Solid State Circuit Conference (ESSCIRC). He served as distinguished lecturer of the IEEE, is co-recipient of the ISSCC 2002 and 2009 “Van Vessem Outstanding Paper Award” and in 2014 he received the ‘Simon Stevin Meester’ award (500,000€), the largest Dutch national prize for achievements in technical sciences. He is fellow of the IEEE and member of the Royal Netherlands Academy of Arts and Sciences (KNAW).