Potential Induced Degradation of CIGS PV Systems: A Literature Review

Pelin Yilmaz,1,2* Jurriaan Schmitz,1 Mirjam Theelen2

Abstract

This review paper presents an overview of studies of Potential Induced Degradation (PID) in copper indium gallium diselenide (CIGS) photovoltaics. It reviews the observations reported in literature, the proposed origins of this high voltage-difference-driven degradation effect and the applied testing methods. Studies on cell, mini-module and module level are presented and compared. Possible preventive measures against potential induced degradation in CIGS solar devices are also discussed.

* Corresponding author; email: p.yilmaz@utwente.nl
1 MESA+ Institute for Nanotechnology University of Twente, 2 TNO partner in Solliance

Keywords: Cu(In,Ga)Se2, reliability, potential-induced degradation

Word count: 6432

Abbreviations:

PV Photovoltaic
CIGS Cu(In,Ga)(Se,S)2
BIPV Building Integrated Photovoltaic
LCOE Levelised Cost of Electricity
PID Potential Induced Degradation
EL Electroluminescence
c-Si Crystalline-silicon
IEC International Electrotechnical Commission
RH Relative Humidity
SIMS Secondary Ion Mass Spectroscopy
GD-OES Glow Discharge Optical Emission Spectrometry
EBIC Electron-Beam-Induced Current
TOF-SIMS Time-of-Flight Secondary Ion Mass Spectroscopy
KPFM Kelvin Probe Force Microscopy
CL Cathodoluminescence
NREL National Renewable Energy Laboratory
SLG Soda-lime glass
BSG Borosilicate glass
TCO Transparent conductive oxide
TPO Thermoplastic polyolefin
EVA Ethylene vinyl acetate
PVB Polyvinyl butyral
1. Introduction

Photovoltaic (PV) systems are presently one of the frontrunner technologies for ‘green’ electricity production, with a total installed solar power capacity exceeding 584 GWp by 2019. One of the PV technologies displaying rapid growth are devices based on thin-film Cu(In,Ga)(Se,S)₂ (CIGS) absorbers, which have displayed record efficiencies up to 23.35%. The whole solar stack has a thickness of only a few micrometres by virtue of the direct bandgap. The key benefits of CIGS PV include its attractive temperature dependency, as well as a short energy payback time and advantageous cost projections: thanks to the reduced amount of required material for thin-film solar cells and the possibility to use low-cost manufacturing techniques. Moreover, the feasibility to deposit flexible PV devices with an aesthetically pleasing colour on a large range of substrates, including glass, plastics, and metal foils, allows the usage of the CIGS technology in many new applications: these include integration into vehicles, astronautics, and portable devices, as well as building integrated PV (BIPV).

An additional consideration for the deployment of a photovoltaic technology, perhaps the most important one, is its levelised cost of electricity (LCOE). Besides production cost and module efficiency, the LCOE strongly depends on the efficiency degradation over time and the probability of failures. One important module degradation mechanism, that is common to all PV technologies including the CIGS PV systems, is through Potential Induced Degradation (PID), which was firstly coined by Pingel et al. It occurs when a high potential difference forms between the solar cells in the module and the module frame. This is notably observed in PV systems in the field when numerous PV modules are connected in series (strings) in order to build up a high voltage output with minimum resistance losses. At the same time, the module frames on the other hand are grounded for safety purposes. With maximum system voltages reaching 1000-1500 V in the field, the resulting extremely high potential difference between the cells and the frame can lead to severe degradation of the module leading to power production...
losses. PID has a severe impact on power and lifetime, and is becoming more prominent over time.\textsuperscript{8}

This significant reliability problem has been widely studied in recent years. CIGS PV systems have been shown to have higher resistance to PID as to multi-crystalline Si and a-Si, when compared under the same testing conditions.\textsuperscript{9} Additionally, to our best knowledge, severe PID failures in CIGS PV systems within the field have only been observed at PV modules from a specific batch of one CIGS manufacturer. Still, PID will occur if only the potential differences are large enough, which is likely considering the intention towards increasing the maximum system voltages, to 1500 V and perhaps even higher, in PV power plants. To contain this reliability risk, it is therefore important to understand the degradation mechanisms and quantify and predict their effect.

Researchers have pointed at leakage currents and sodium migration within the solar stack to be root causes of failure due to PID. However, a complete understanding of this degradation type is still lacking. This paper focuses on CIGS PV systems and reviews the published work in this area. Testing methods are outlined for both modules and cells. The PID phenomenon is then discussed in detail through an overview of studies about the impact on the electrical properties, the migration behaviour of sodium and proposed degradation mechanisms behind this failure. The paper lastly describes possible PID mitigation strategies and damage recovery in CIGS modules.

2. Field Observations and Testing Methods

PV experts monitoring grid-connected CIGS PV systems in the field have stated that PID principally depends on the configuration of the grounding and the position of the module within the string, as also observed for other PV technologies.\textsuperscript{6,10} It was reported that the CIGS PV modules only at the negative pole of the string suffer power losses due to PID, with the amount of power loss increasing towards the end of the string. The modules at the further end of the negative string are the most affected as the built-up potential difference between the solar cells and the module frame is the highest at that position. This trend was evidently displayed by camera based electroluminescence (EL) imaging measurements done in the field by PI Berlin (Fig. 1).\textsuperscript{11} In addition to the magnitude of built-up potential difference between the module’s active circuit and ground, other factors that influence the PID occurrence include temperature and humidity. For comparison, crystalline-silicon (c-Si) based PV modules were found to be more prone to PID when located in coastal areas with moderately warm climates.\textsuperscript{10}
Based on such observations from the field, an International Electrotechnical Commission (IEC) standardised testing procedure was compiled under IEC 62804 to evaluate PID susceptibility. Currently IEC 62804-1 has been published, however this is only for c-Si systems. For thin-film PVs a draft, IEC 62804-2, has been compiled and is currently submitted with a forecasted publication date of September 2021. The newly published IEC 61215 also includes a PID test.

2.1. Module level testing

The IEC 62804-1 PID test procedure prescribes application of a high voltage stress in a climate chamber. The bias is externally applied via a power source between the grounded metal frame and the solar cells via the module’s shorted leads (Fig. 2a). The leakage current is measured via a shunt resistor connected to the circuit. The voltage applied is equal to the maximum system voltage in the atmospheric conditions of 60 °C and 85% Relative Humidity (RH) for 96 hours. The control over temperature and humidity is crucial, therefore IEC 62804-1 prescribes the stabilisation of these conditions before the application of the bias. Selection of stress parameters can alternate depending on the purpose of the studies. One common stress combination of PID test is application of -1000 V at 85 °C and 85% RH. The negative bias is chosen as the PID problem arises only for the modules grounded at the negative end of the PV string.

The potential-induced loss of electroluminescence as seen in Fig. 1 concentrates at the edges, close to the module frame, where the internal electric field is strongest. The stress is highly non-uniform across the module by nature. A more uniform stress can be imposed by extending the grounded terminal across the entire module. In such a test the degradation process is accelerated and may be easier to analyse. Therefore, an alternative setup for PID test described in IEC 62804-1 adds a grounded conductive layer placed on the top or back side of the module. This layer could be a metal plate or metal foil. Such tests were compared to more conventional PID testing by Boulhidja et al. They have confirmed that the power degradation of PV modules was noticeably higher when the high voltage application was on the aluminium plate placed on the back or front surface, in comparison to application on the frame only. The bias application on the back surface yielding the worst degradation effects.
2.2. Mini-module and cell level testing

For modules, studies mainly focus on tracking of the electrical properties upon PID stressing such as I-V characteristics and leakage current measurements.\textsuperscript{13–17} Due to the size and the packaging of the field modules, with front and back glass sheets and the encapsulant, it is more difficult to study the nature of the defects and the root-cause of the degradation mechanisms with laboratory based analysis methods. In-depth microanalytic studies for PID have only been reported with laboratory-made CIGS samples, such as mini-modules or cell level samples. The IEC standardised PID test however has to be adapted for such lab scale studies.\textsuperscript{9,18–22}

It should be kept in mind that laboratory studies, especially on small samples, do not represent real life operating conditions in the field and samples may not have the exact module layer stack. The impact of the packaging on PID is excluded in cell tests, while for instance the encapsulant or glass sheets with high electrical resistivity are known to suppress such degradation.\textsuperscript{9,17} This creates a gap between the field and laboratory studies, complicating their comparison towards a full understanding of CIGS PID.

For mini-modules (referred to as coupons in some studies), the bias is applied between a grounded aluminium plate placed on mini-modules and the external contacts that were short circuited and strung in parallel, similar to module leads (Fig. 2b). As in the case of module level testing, it is also relevant here whether the aluminium plate is placed on the front or back surface of the mini-module. Alonso-Garcia \textit{et al.} have reported that applying high voltage from the back side of the mini-modules had more severe PID effects under same conditions in comparison to application from the front side.\textsuperscript{18} Fjällstrom \textit{et al.} have developed a PID setup for cell testing, where an external bias of 50 V is applied between the substrate and the substrate/Mo interface (Fig. 2c).\textsuperscript{23}

![Figure 2a. Field module testing](image-url)
Figure 2b. Mini-module testing

Figure 2c. Cell testing

Figure 2 PID test setups for (a) field modules, (b) mini-modules with aluminium plate placed at the back, (c) cell level samples. Schematics drawn after refs. 17, 18, and 23.

2.3. Acceptance of IEC standards.

Additionally, there is concern in the PV community that the tests following an IEC standardised PID test procedure may be inadequate to ensure long-term stability and performance. In an online survey during a Conexio Webinar in May 2020, 50 PV experts were asked whether they think the IEC standardised test is sufficient to expect their PV system to be PID-free for the full service life. 67% of the participants said they do not expect it to be sufficient; all others replied they do not know. This concern rises from mixed results and poor correlations between outdoor and indoor tests. The lack of a settled procedure for all and each of PV technologies creates additional uncertainties in comparing and understanding PID phenomena.

3. Phenomenology of PID

A first step towards the understanding of PID is to analyse the physical and electrical evolution of CIGS devices over time under PID stress conditions.

3.1. Leakage current formation

The leakage current that flows between the cells and the grounded frame might be indicative of PID. Voswinckel et al. described four main pathways from frame to the solar cells that leakage
currents can take in CIGS solar modules, as indicated by red arrows in Fig. 3. They can flow through:

1. the cover glass and encapsulant,
2. the edge sealing and the encapsulant,
3. the edge sealing and the interface of encapsulant and substrate glass, and
4. the substrate glass.

Figure 3. Main leakage current paths and the direction of Na migration in CIGS thin film PV modules. Schematic reillustrated from ref. 17. Copyright Elsevier.

The amount of leakage current along each pathway has been analysed in a series of experiments, where the total leakage current was measured through a shunt resistor. Leakage currents through the cover glass and through the substrate glass are found to be the main contributors to the total leakage current; leakage currents through edge sealings are minor and can be neglected. The magnitude and the direction of the leakage currents depend on the amount and polarity of the bias applied, and certainly the electrical resistance of the chosen path. The resistivity of the pathways depends on the conductivity of the materials along the path including glass and the encapsulant and therefore also on the temperature and humidity. It has been reported that leakage current follows an Arrhenius type of dependence on temperature. On the other hand, high humidity increases the conductivity of the glass surface which will increase the flow of leakage currents. Berghold et al. confirmed these relations with their field monitoring data. According to their measurements, the leakage current peaks in the mornings in presence of a morning dew and then increases again around midday when the temperature peaks.

It has been proposed that PID power degradation can be directly correlated to the total leaked charge, that is, the leakage current integrated over time. Voswinckel et al. plotted the normalised module power of the modules over the calculated transferred charge during the PID
test. Over time, the power loss through PID accumulates, as does the total leaked charge. Both follow a characteristic S-shaped curve on a linear-log representation (cf. Fig. 4). Interestingly, the curve remains unaffected when the stress voltage is changed; yet, different encapsulant materials or stress arrangements do yield different curves. The observed voltage independence may allow a straightforward translation of voltage-accelerated laboratory tests to field conditions. Further, once the early part of the curve is known for a specific module, the leakage current flowing in outdoor conditions provides a direct means to predict the PID lifetime for that module in a specific climate.

![Figure 4. Relative module power versus transferred charge. (Acronyms: (K) is for climate chamber; (A) is for PVB encapsulant; (L) is EVA encapsulant; (10) is equal application of 1000 V whereas (05) is for 500 V; (V) indicates bias application through the cover glass, (H) indicates bias application through the back glass) Reprint from ref. 17. Copyright Elsevier.](image)

Since atmospheric conditions immensely influence the leakage current behaviour, simulations incorporating annual weather data further improve such predictions. Weber et al. have simulated the module lifetimes of several PV technologies for selected countries. For CIGS systems, the module lifetime was predicted to be as low as 13 years under negative bias for a humid and hot place like Kuala Lumpur. On the other hand, simulations forecasted that PID would be unlikely to occur on dryer or cooler locations like Berlin and Tucson. It should again be highlighted that such assessments rely on the assumption that power losses due to PID and total leakage charge are directly correlated. This assumption likely loses validity when various degradation phenomena interact.

Power losses due to PID in CIGS systems are driven by drastic drops of open-circuit voltage ($V_{oc}$) and fill factor (FF), whereas the short-circuit current density ($J_{sc}$) and shunt resistance ($R_{sh}$) often remain unaffected. However, there were reported cases where longer stress times resulted in overall poor I-V characteristics. Fig. 5 shows representative J-V curves from a cell based study, where 50 V of bias was applied at 85 °C in air. Initially, only $V_{oc}$ and FF decrease, followed by a decrease in $J_{sc}$ and $R_{sh}$ at longer stressing times.
Figure 5. Representative J-V curves of laboratory scale 5 x 5 cm\textsuperscript{2} CIGS sample. PID test conducted at 85 °C in air with a bias application of 50 V between the molybdenum contact and back-grounded aluminium plate. Reprint from ref. 27. Copyright IEEE.

3.2. The role of sodium in PID

I-V measurements do not provide a direct explanation of degradation mechanisms. A better insight can be developed with microanalytic studies. Researchers have therefore undertaken investigations at the micrometer scale, particularly concentrating on sodium. Sodium is highly mobile, and highly available in the substrate and the cover glasses of CIGS modules. Typically soda-lime glasses containing more than 15% Na\textsubscript{2}O are employed.\textsuperscript{6} To study the role of sodium in PID, Fjällstrom \textit{et al.} compared the PID behaviour of CIGS cells on glass substrates of varying sodium content. Samples with sodium-free substrates as well as with low content sodium substrates survived the test, whereas sodium-rich substrates exhibited significant PID behaviour with severe \(V_{oc}\) and FF loss.\textsuperscript{27}

The result was the same in a study by Yamaguchi \textit{et al.} They have tested a mini-module with a cover glass without any sodium content. It outperformed the mini-module with conventional tempered cover glass, indicating sodium as the main culprit for this degradation.\textsuperscript{9} On the other hand it is also known that the efficiency of CIGS devices can be improved by sodium doping through defect passivation at grain boundaries. This makes the presence of sodium rather complex in CIGS devices compared to other PV technologies.\textsuperscript{29} The amount and distribution of sodium determines whether it plays a beneficial or detrimental role in the CIGS performance.\textsuperscript{21}

Sodium is believed to be driven from the glass substrate or the cover glass to the solar cell layers by a combination of heat and electrical bias. According to Harvey \textit{et al.}, the electrical bias gives an additional driving force for sodium to drift from the glass to the molybdenum layer, while the sodium migration from molybdenum to the adjacent layers of the CIGS solar cell is solely driven by diffusive driving forces following Fick’s law. Muzzillo \textit{et al.} conducted tests on
encapsulated coupons at 85 °C and low humidity with and without an electrical bias. A small $V_{oc}$ and efficiency drop was observed within 100 hours for the samples under heat and humidity stress without bias, which was attributed to the redistribution of alkali elements through diffusion. On the other hand, the samples that were PID stressed with a bias of -1000 V under the same ambient conditions, exhibited catastrophic PID behaviour within only 25 hours. To affirm the impact of heat on the PID, Xiao et al. compared two mini-module samples under the same electrical bias of -1000 V but at two different temperatures. The sample stressed at room temperature lasted more than a month, whereas the sample stressed at 85 °C degraded within 18 hours.

These studies indicate that Potential Induced Degradation is primarily due to the electrical bias that causes a physical drift of sodium to the molybdenum layer, which is followed by its subsequent diffusion into the different layers of the CIGS solar cell stack. It should be noted that the displacement of sodium will slow down over time. It is abundant in soda lime glass, but the solid solubility of sodium is limited in each layer of the PV stack. Also, if sodium ions accumulate, a charge sheet builds up that creates a repelling electrostatic force against further accumulation. Chemical, photochemical or electrochemical reactions involving sodium may also play a role.

Overall, it is the accumulation and distribution of excess sodium within the CIGS layers that is reported to be the culprit for deterioration of electrical properties leading to performance losses and failure. With these observations, we can now turn to the question which mechanisms degrade CIGS modules during PID stress.

4. Degradation Mechanisms

The degradation mechanisms governing PID have been studied, and have been reported to vastly differ between PV technologies. For c-Si PV systems, two main degradation mechanisms have been proposed: PID-shunting formed at stacking faults by accumulated sodium and a surface polarisation effect due to the accumulation of charges at the cell surface leading to high surface recombination. Such mechanisms have not been reported for CIGS PV systems. Investigations of PID in CIGS focus on sodium migration phenomena down to the microscopic level. Characterisation tools such as Secondary Ion Mass Spectroscopy (SIMS) and Glow Discharge Optical Emission Spectrometry (GD-OES) have been used to examine the sodium concentration as a function of depth before and after PID stress. This information is complemented with electrical parameters from Current-Voltage (I-V) and Capacitance-Voltage (C-V) measurements in experimental studies. The proposed degradation mechanisms for PID in CIGS PV devices, following from such measurements, are presented and discussed below (Published studies are listed in Table 1).
Fjällstrom et al. applied 50 V to 5 x 5 cm² unpackaged cells at 85 °C in air and monitored $V_{OC}$ and FF. After stress, an increased sodium concentration was detected in the CdS layer and in the upper region of the CIGS layer, likely originating from the substrate glass. From the GD-OES data it was not possible to determine whether the sodium had accumulated at the CIGS/CdS interface or only in the CdS layer. The authors speculated that the sodium increase degrades the cell’s electrical properties even to a degree that the p-n junction is destroyed. Extra sodium atoms acting as compensation donors are believed to lower the effective doping of the CIGS, which is supported by their observation that the space charge region was larger in the degraded cells. Salomon et al.’s studies also supported this claim, stating that the root cause of the $V_{OC}$ drop is the lower doping density and lower minority carrier lifetime, where a larger space charge region width was confirmed by CV and Electron-Beam-Induced Current (EBIC) measurements. In those studies the PID stressing was done on unpackaged mini-modules of 10x10 cm² with an application of -1000 V at 70 °C and 10% RH. Their GD-OES analysis revealed an increased sodium concentration in the CdS buffer layer and the CIGS absorber layer, but also segregation of sodium on the ZnO:Al surface was detected after longer testing times.

Muzzillo et al. also observed significant sodium accumulation near the CIGS/CdS p-n junction after PID by SIMS measurements, increasing from 1.2 to 4.2 x $10^{19}$ cm⁻³. They also suggested that PID occurs through a damaged p-n junction. The pile up of sodium at the CIGS/CdS interface could cause interstitial defects within the CdS layer and act as compensating acceptors to reduce the carrier concentration. Excessive sodium can also induce shunting and interfacial recombination. Xiao et al. detected high sodium concentrations at the TCO and CdS layer, and also at the upper layer of CIGS with TOF-SIMS analysis when they tested mini-modules with a bias of -1500 V applied at 85 °C. They reached similar conclusions of sodium accumulation damaging the p-n junction and completely shunting the device, also based on in-situ analysis Kelvin Probe Force Microscopy (KPFM) and I-V measurements in the dark (Fig. 6). Sodium is claimed to either act as an impurity or as a cause of defects in the CIGS layer; within the CdS layer it can create deep-level defects when it substitutes at Cd sites. Sodium induced defects can then capture free carriers, leading to a larger depletion width and a leaky junction.
Alonso-Garcia et al. conducted I-V measurements in the dark upon PID testing samples with an application of $-1000 \, \text{V}$ at $85 \, ^\circ\text{C}$. The PID damage was observed to proceed in two stages. In the first stage, there was an increase of saturation current, which was attributed to sodium migration to the CdS/ZnO layer reducing the ionised carrier concentration and built-in potential. This stage was followed by a decrease in shunt resistance $R_{\text{sh}}$.18

Another common observation from the aforementioned studies is that the most catastrophic PID behaviour happens when the polarity of the applied voltage is negative and grounding is done from aluminium placed on the substrate glass. An opposite observation has been reported by Sakurai et al.: a linear power degradation occurred on mini-modules only when the polarity of the bias was positive ($+1000 \, \text{V}$).33 Light soaking led to full recovery of the damage. A reduction of the carrier concentration in the TCO layer was proposed as a possible explanation of the findings, based on I-V and electroluminescence analysis. The authors further argued that a pile-up of negatively charged ions in this TCO layer may explain the observations.

Other studies have related the PID in CIGS PV systems to corrosion of the TCO layer. TCO degradation was even visually detected on modules in a few field studies after PID stressing.11,14 Yamaguchi et al. conducted a microscopic study to look into TCO corrosion; where a voltage of $-1000 \, \text{V}$ was applied between the leads of a mini-module and an aluminium plate placed on the
cover glass, at 85 °C and 2% RH for 14 days. Their SIMS analysis showed the sodium signal intensity to be higher in the ZnO layer and the superficial region of the CdS layer. It was stated that sodium accumulated at the ZnO layer migrated from the cover glass. No notable increase of sodium was observed in the CdS and CIGS layers. The increment of sodium in the ZnO layer can lead to an increase of series resistance as substitutional sodium can form deep acceptor levels and increase the resistivity of n-ZnO by carrier compensation.9 Scanning capacitance microscopy shows a decrease in carrier concentration in the TCO layer after PID stressing (Fig. 7). Additionally, Yamaguchi et al. measured significantly raised ideality factors of their degraded samples in forward bias and proposed that the PID is due to an enhanced recombination caused by a high defect density introduced by sodium.9

The diffusion of sodium within the layers was claimed to occur mostly via the grain boundaries (as commonly observed in polycrystalline materials). Harvey et al. have performed TOF-SIMS 3-D tomography on various samples to provide 3-D sodium renderings in addition to 1-D depth profiles of sodium, which is what most studies report. In their study, the 1-D depth sodium profile for packaged mini-modules stressed with a bias of -1000 V for 25 hours at 85 °C and 10% RH showed a much higher sodium content at the grain boundaries compared to the grain cores. Moreover, the TOF-SIMS 3-D tomography demonstrated that sodium appeared to be uniformly distributed near the back of the absorber layer. It was also observed that sodium notably concentrated at the grain boundaries (Fig. 8). A correlative analysis between cathodoluminescence (CL) and TOF-SIMS further confirmed the high sodium content at the grain boundaries. Upon these observations, it was suggested PID results from sodium migration through the absorber layer via fast grain-boundary diffusion.19

Figure 7. Scanning capacitance microscope images of CIGS mini-modules (a) before and (b) after PID test (-1000 V at 85 °C, 2% RH) for 21 days. Reprint from ref. 9. Copyright IOP Science.
Figure 8. TOF-SIMS 3-D tomography results for a PID-stressed CIGS encapsulated coupon. (PID test: -1000 V at 85 °C, 10% RH). (a) 3-D reconstruction of Na in a CIGS device, where the ZnO and Mo layers are cropped. The colour scale show intensity measured in counts/pixel. (b)-(d) 2-D slices taken from the parts highlighted in red from (a). (b) 2-D image slice from the front of the CIGS absorber layer: Na is seen in high concentration at the grain boundaries. (c) 2-D image slice from the middle of CIGS absorber layer, where more Na is detected compared to the front of the CIGS absorber layer. (d) 2-D image slice from the back of the CIGS absorber layer, where high concentration of Na is seen in the grain cores and at grain boundaries. Reprint from ref. 19. Copyright IEEE.

In addition to studies on sodium, several studies from National Renewable Energy Laboratory (NREL) have also investigated the migration behaviour of other alkali metals, such as potassium, and whether they would have an effect on PID. They have compared the PID behaviour of samples with substrates of soda-lime glass (SLG – Low resistivity and high sodium content) and borosilicate glass (BSG – high resistivity and high potassium content) under same testing conditions. The studies by Alonso-Garcia and Muzzillo et al. showed that BSG samples outperformed the SLG samples with much less PID degradation.18,20,21 SIMS analysis by Muzzillo et al. also showed that the potassium concentration also peaks at the CIGS/CdS interface similar to sodium after PID stressing; however, the increase was less pronounced.21 A similar observation was also reported by Harvey et al. when they compared diffusion behaviour of sodium and potassium migrating from the same SLG substrate. They offered two possible explanations for the little change in overall content of potassium in the absorber layer compared to sodium. One was attributed to the lower concentration of the potassium in the SLG substrate – which is less than 1% whereas sodium is more than 10%. Another explanation was related to the larger atomic radius of the potassium which will influence its diffusion within the absorber layer.19 Overall, these studies once again confirm the major role of sodium in the evolution of PID in CIGS PV systems.

The proposed degradation mechanisms can be summarised in two main scenarios (Schematically illustrated in Fig. 9): PID failure happens either through the p-n junction damage at the CIGS/CdS interface or through the corrosion of the TCO layer. Each scenario depends
on the migration behaviour of sodium, from where it migrates and at which layer or interface of the CIGS solar stack it accumulates. Varying sodium profiles have been reported with accordingly varying hypotheses for the root-cause of the PID failure. Sodium migrating from the cover glass to the TCO layer increases the series resistance of the layer and results in its corrosion. Contrarily, sodium migration from the substrate glass leads to defective absorber and buffer layers when accumulating at the CIGS/CdS interface, and eventually harms the p-n junction. On the other hand, a direct correlation between leakage current and sodium migration has yet to be confirmed in many studies. We therefore further assume on the basis of the reported findings that leakage current is not a cause of PID but may be an indicator for it. However, we believe that investigation of such a link between two phenomena can be of valuable insight to further understand the root-causes of this degradation type.

Figure 9. Schematic illustration of proposed degradation mechanisms behind PID failure. Scenario 1A, 1B, and 1C claims a p-n junction damage caused by sodium migration from the substrate glass. Na profiles reported for each case are different: however, it is commonly proposed that sodium accumulates at the interfaces and cause defective absorber and buffer layers that leads to lower carrier concentration and built-in voltage and eventually leads to a collapsed p-n junction. On the other hand, Scenario 2 proposes a TCO layer corrosion. Na migrates from the cover glass to the TCO layer and increases the resistivity of Al:ZnO.

The mixed results of PID studies may originate from differences in testing approaches, the choice of materials, and/or the module and solar cell design. A change in test setup such as bias polarity or ambient conditions may lead to contrasting results as a concatenation of effects occurs in the evolution of PID behaviour. Application of bias to an unpackaged sample in dry conditions will for example influence the leakage current flow and the migration of sodium and hence will result in a completely different PID behaviour. It is therefore very important to converge on a standardized testing procedure in order to facilitate easy comparison and combination of findings on different samples in different labs. This will be instrumental for the full understanding of the PID mechanisms.

Table 1. List of published studies that investigated Potential Induced Degradation in CIGS PV systems
<table>
<thead>
<tr>
<th>Sample</th>
<th>Test Parameters</th>
<th>Impact Reported on Electrical Properties</th>
<th>Sodium profile, Sodium accumulation at:</th>
<th>Recovery</th>
<th>Degradation Mechanism</th>
<th>Additional comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fjällstrom et al., 2013, 27</td>
<td>Lab, 5 x 5 cm² (no packaging)</td>
<td>50V, at 85°C in air</td>
<td>$V_{oc}$ and FF drop, eventually all decrease</td>
<td>RT storage, 6 months, recovery up to an extent</td>
<td>Voltage dependent current collection, some degree of shunting, overall poor J-V characteristics.</td>
<td>Investigation of substrates with varying sodium content</td>
</tr>
<tr>
<td>Fjällstrom et al., 2013, 28</td>
<td>Lab, 5 x 2.5 cm² (no packaging)</td>
<td>50V, at 85°C in air</td>
<td>$V_{oc}$ drop, $J_{sc}$ drop follows</td>
<td>CIGS/CdS shown by GD-OES</td>
<td>Positive bias, dark storage, etching of CdS</td>
<td>SCR width, different buffer layers</td>
</tr>
<tr>
<td>Yamaguchi et al., 2015, 29</td>
<td>Submodules and modules 80 x 80 and 120 x 120 mm²</td>
<td>-1000 V, 85°C, 2% RH</td>
<td>$V_{oc}$ drop, ideality factor increase</td>
<td>TCO</td>
<td>Sodium migrates and accumulates from cover glass to ZnO and increases the electrical resistivity</td>
<td>Comparisons of encapsulants, and other PV systems</td>
</tr>
<tr>
<td>Hacke et al., 2015, 30</td>
<td>Field modules</td>
<td>$+1000$ V at 85°C, 85% RH</td>
<td>$V_{oc}$, $FF$, $J_{sc}$ drop</td>
<td>--</td>
<td>--</td>
<td>Charge carrier concentration or lifetime reduction, TCO corrosion. Also includes CdTe systems</td>
</tr>
<tr>
<td>Weber et al., 2015, 31</td>
<td>Field modules</td>
<td>$+1000$ V at 85°C, 85% RH</td>
<td>--</td>
<td>--</td>
<td>TCO corrosion</td>
<td>Module lifetime predictions</td>
</tr>
<tr>
<td>Bouhidja et al., 2017, 32</td>
<td>Field modules</td>
<td>$+1000$ V at 85°C, 85% RH</td>
<td>$V_{oc}$ and FF drop</td>
<td>--</td>
<td>Positive bias, light soaking</td>
<td>--</td>
</tr>
<tr>
<td>Muzzillo et al., 2018, 33</td>
<td>Coupons. 7.5 x 7.5 cm², encapsulated - Coating</td>
<td>-1000V at 85°C, 10% RH</td>
<td>$V_{oc}$, $FF$, efficiency drop</td>
<td>Both sodium and potassium peak at CIGS/CdS interface shown by SIMS</td>
<td>--</td>
<td>p-n junction harmed. Shunting, interface recombination at further levels</td>
</tr>
<tr>
<td>Sakurai et al., 2019, 34</td>
<td>Mini-modules, 18 x 18 cm²</td>
<td>$+1000$ V at 85°C, &lt; 10% RH</td>
<td>Power drop</td>
<td>--</td>
<td>Light soaking</td>
<td>Reduced the carrier concentration creating a depleted region in the TCO layer.</td>
</tr>
<tr>
<td>Salomon et al., 2019, 35</td>
<td>Mini-modules. 10 x 10 cm², unpackaged</td>
<td>$+1000$ V at 70°C, 10% RH</td>
<td>$V_{oc}$, $FF$, drop, and eventually $J_{sc}$ decreases</td>
<td>Accumulation at CdS buffer layer, segregation at TCO layer at higher exposure times by GD-OES</td>
<td>--</td>
<td>Enlarged space charge region, lowered doping density due to sodium accumulation, shown by EBIC and CV measurements</td>
</tr>
<tr>
<td>Harvey et al., 2019, 36</td>
<td>Coupons. 7.5 x 7.5 cm², encapsulated</td>
<td>$+1000$ V at 85°C, 10% RH</td>
<td>All drop, shunted</td>
<td>Both at TCO/CdS and CIGS/CdS interface</td>
<td>--</td>
<td>Sodium migration is through fast-grain boundary diffusion</td>
</tr>
<tr>
<td>Xiao et al., 2019, 37</td>
<td>Coupons. 7.5 x 7.5 cm², encapsulated</td>
<td>$-1500$ V at RT/85°C</td>
<td>Dark I-V measurements show an increased $J_{sc}$</td>
<td>ZnO and CdS, as well as upper layer of CIGS shown by TOF-SIMS</td>
<td>--</td>
<td>p-n junction damage and a complete shunt formation</td>
</tr>
</tbody>
</table>
5. Mitigation Approaches

Given the fact that PID can occur, several mitigation scenarios can be considered. These scenarios are summarised in Fig. 10.

5.1. System level

The electrical layout and mounting design are the main factors that prompt PID evolution for all PV technologies. The electrical layout, i.e. the polarity, position and grounding of the PV modules within the PV string, plays a major role for the evolution of the PID. An electrical layout with a proper grounding system and a limited number of cells in series, combined with the right type of inverter technology, can eliminate the risks for PID. With transformer-based microinverters, it is possible to ground either the negative or the positive pole of the PV string. With transformer-based microinverters, it is possible to ground either the negative or the positive pole of the PV string.

On the other hand, the presence of grounded frames and supporting rails is the root cause of the potential difference formation between the solar cells and ground. Hacke et al. conducted PID tests on commercial modules with different mounting design and compared their degradation behaviour. Two-edge-framed modules showed slower degradation compared to four-edge-framed modules. Modules with rear rails did not show degradation at longer times of exposure to bias. Weber et al. demonstrated different degrees of TCO degradation for c-Si modules that have different mounting designs. Framed modules showed heavy corrosion compared to clamped modules and modules with backrails. Although these studies have been conducted with c-Si PV solar systems, similar preventive measures can also be applicable to CIGS PV systems. In fact, Hacke et al. showed that also CIGS-based modules with edge seal

### Table: Mitigation Approaches

<table>
<thead>
<tr>
<th>Scenario</th>
<th>Methodology</th>
<th>Conditions</th>
<th>PID Indicators</th>
<th>Mitigation Strategies</th>
<th>Results</th>
</tr>
</thead>
<tbody>
<tr>
<td>Muzzillo et al., 2019</td>
<td>Coupons, 7.5 x 7.5 cm², encapsulated</td>
<td>-1000 V at 85°C, 5% RH</td>
<td>Increase of J₀ and decrease of Rsh at later stages</td>
<td>Positive bias</td>
<td>Front vs back contact grounding</td>
</tr>
<tr>
<td>Voswinckel et al., 2020</td>
<td>Field module</td>
<td>500 V, 1000 V, 85°C, 20% RH</td>
<td>Power loss, Voc, Isc decrease</td>
<td>Positive bias, Light soaking</td>
<td>Power loss is correlated to transferred charge for which leakage current is responsible</td>
</tr>
<tr>
<td>Boudhidja et al., 2020</td>
<td>Commercial modules</td>
<td>1000 V, 85°C, 85% RH</td>
<td>Voc, FF, Isc, Rsh decrease, Rs increase</td>
<td>Positive bias, Light soaking</td>
<td>Voltage stress at different configurations</td>
</tr>
</tbody>
</table>
and clips had less power degradation compared to framed modules under the same testing conditions.\textsuperscript{14}

5.2. Module and Cell Level

The choice of materials in the solar stack and in packaging has a major impact on PID. Manufacturing a PID-free module relies particularly on the encapsulant and glass sheets used as cover and substrate in CIGS PV modules. Researchers have investigated various materials to find out the most PID-resistant stack and packaging combination.

Concerning substrate materials we have already discussed the large effect of sodium presence and content on PID resistance in CIGS modules. In this regard, studies overall encouraged to use glass materials with no alkali element content or with heavier alkali metals (e.g. potassium, rubidium, cesium) in preference to sodium to mitigate the PID effects. The type of encapsulant material has also been reported to play a major part in prevention of PID for all PV technologies. Different encapsulation materials of different types and manufacturers have been tested for c-Si PV systems, investigating the influence of the material properties on PID behaviour. Materials with lower polarity and lower water uptake have been shown to increase PID resistivity, where a ranking of TPO (DOW Enlight) > EVA Sky > EVA (486.10) > PVB Trosifol R40 has been reported in a study for c-Si PV systems.\textsuperscript{35} For CIGS PV systems, it has been also reported that an encapsulant with higher bulk resistivity can limit the leakage current flowing from the cover glass. Voswinckel \textit{et al.} have demonstrated that leakage currents were effectively restricted by (certain type of) EVA encapsulation foil by about half an order of magnitude compared to a PVB encapsulant.\textsuperscript{9} Yamaguchi \textit{et al.} compared the PID behaviour of two mini-module samples with different encapsulant materials when tested under the same conditions. Mini-modules with highly resistive thermoplastic encapsulant of IO (Ionomer, Tamapoly HM-52) showed a higher PID resistance with little efficiency loss within 14 days when compared to mini-modules with conventional EVA encapsulants that had lost 80\% of the efficiency at the same time.\textsuperscript{9}

An alternative method to limit the sodium migration can be applied to the solar stack by depositing a barrier layer to block sodium diffusion into the cell.\textsuperscript{20} Muzzillo \textit{et al.} have demonstrated that the addition of an Al\textsubscript{2}O\textsubscript{3} diffusion barrier between SLG substrate and the molybdenum back contact had little effect on the leakage current. The sample with Al\textsubscript{2}O\textsubscript{3} barrier has 10\textsuperscript{4} times less sodium concentration in the CIGS layer, and a lower time-zero efficiency than the sample without Al\textsubscript{2}O\textsubscript{3}. An increase in efficiency was initially noted upon bias application due to sodium migration to sodium deficient areas; however, the degradation has eventually occurred at longer stressing time originating from excessive sodium within the absorber layer. Still under same testing conditions, the addition of an Al\textsubscript{2}O\textsubscript{3} diffusion barrier managed to increase the time to PID failure by 5\times in comparison to the sample without a diffusion barrier. The majority of the CIGS manufacturers are known to deposit a sodium barrier layer in their
solar modules, which could explain why PID is not observed in most of the commercial CIGS modules.

Figure 10. Schematic representation of some of the preventive measures that can be taken to mitigate the effects of PID in CIGS PV systems.

5.3. Recovery

Researchers have also investigated whether the Potential Induced Degradation is permanent or (partial) recovery of electrical performance losses is possible. Three main recovery conditions have been analysed:

1. Dark storage,
2. Light soaking,
3. Reversing the polarity of the applied bias.

5.3.1. Dark storage

Fjällstrom et al. showed with samples on cell level that dark storage of six months led to an efficiency recovery to 14% after going down from 15% to 0% after PID stressing of 14 days.22 With mini-modules that Yamaguchi et al. studied, gradual recovery was observed at room temperature after storing in the dark at room temperature for nine months.9 It was suggested that the migration of sodium back to its sources was assisted by the thermal energy at room temperature. Voswinckel et al. however found that at module level for real operating PV power plants, recovery after dark storage was negligible.17

5.3.2. Light soaking

Voswinckel et al. showed that modules regenerated their power by around 7 relative percent by light soaking after initially losing 17%.17 The improvement of electrical properties was higher for modules that were severely PID damaged. Sakurai et al. also showed a quick and repeatable recovery by light soaking, where the initial power was regenerated within the first few hours. A clear explanation for a recovery mechanism due to light soaking is still lacking.33

5.3.3. Reversing the polarity of applied bias

Almost all samples at cell and mini-module levels regained their electrical performance close to initial values when the polarity of the initial PID stressing was reversed (i.e. application of
positive bias).\textsuperscript{9,18} It is believed that both thermal energy and the electric field induced by the applied bias enabled the sodium motion in the opposite direction back to the glass sheets. Yamaguchi \textit{et al.} demonstrated a recovery of $V_{oc}$, FF and $\eta$ values almost to initial values with a PID recovery test of +1000 V for 7 days after the PID test of -1000 V for 7 days. The regeneration of electrical performances was attributed to out-diffusion of sodium from the cells. Sodium accumulated within the encapsulant would be drifted back to the cover glass by the applied bias. This would lead to a concentration gradient which would then lead to diffusion of sodium in the cells back to encapsulant.\textsuperscript{9} Alonso-Garcia \textit{et al.} also attributed the recovery behaviour to the transport of the sodium away from the CIGS/CdS interface, where sodium accumulated after the PID test and damaged the p-n junction.\textsuperscript{18} Fjällstrom \textit{et al.} showed that the sodium level had decreased at absorber and buffer layers upon application of positive bias, but highlighted that it was still available and higher in concentration compared to the amount before initial PID test with a negative bias application. It should also be pointed out that the recovery was successful in the case of samples with CdS used as buffer layer, whereas no improvements were observed for cells with a buffer layer of Zn(O,S). This was attributed to different sodium distribution and capacitance responses between the two buffer layers.\textsuperscript{23} At module level, regeneration of electrical performances up to a certain extent was observed by switching the polarity.\textsuperscript{13,16,17} If such recovery is possible, then a simple solution for PID on system level would be applying a reverse bias to the string at night by the appropriate inverter systems.\textsuperscript{6} Power loss during the day can then be regenerated during the night.

6. Conclusions

This review paper aimed to give an overview of research on Potential Induced Degradation in CIGS PV systems, which is a significant reliability problem that results from a high potential difference between the solar cells in the module and the module frame. In comparison to other PV technologies, CIGS PVs have shown a much higher resistivity against PID, with only limited amount of solar modules in the field reported to be affected by this voltage stress. However, taking into account the current targets for building PV power plants with increasing system voltages, the risks of failure due to PID may also emerge for CIGS systems. It is therefore important to study and understand the root-causes of this degradation mode.

IEC standardised testing methods have assisted to investigate the PID phenomenon. The evolution of PID has been associated with leakage current formation and sodium migration from the glass materials to the solar cell stack. In many field studies, power degradation of the PV module was strongly linked to total transferred charge via the leakage current, which gave an opportunity to estimate module lifetimes by simulations modelled on the direct relationship between accelerated laboratory tests and field measurements. On the other hand, laboratory studies in microscale mainly investigated the prominent role of sodium in the evolvement of PID. Different observations have been reported on the migration behaviour of the sodium which have also led to varying opinions on possible degradation mechanisms. One view is that
accumulation of sodium at the CIGS/CdS interface migrating from the substrate glass damages the p-n junction. On the other hand, corrosion of the TCO layer, caused by sodium migration from the cover glass, has also been reported. These degradation mechanisms reflected in electrical performances with a drop in $V_{oc}$ and FF with a stable $I_{sc}$, however shunting and overall poor I-V characteristics have also been reported in extreme cases.

Researchers have come up with several PID mitigation approaches. On system level, an electrical layout with well-chosen grounding system and limited peak voltages is a first necessity. On module and cell level, PID resistance can be improved by reducing the leakage current and the sodium migration. Usage of encapsulant and glass materials with high electrical resistivity has been encouraged. It is also recommended to use glass materials with low sodium content for both cover and substrate. At cell level, addition of a sodium diffusion barrier layer was found to be effective. Moreover, it was found that PID in CIGS PV systems can be reversible and modules can regenerate their initial electrical properties through recovering methods of dark storage, light soaking and application of a bias in reversed polarity and light soaking.

Overall, despite the increasing attention on investigation of PID in CIGS PV systems with several published studies and reports, mixed results and poor correlations between results still obscures the understanding of the PID phenomenon. As a crucial step, of a standardized procedure needs to be agreed upon for module, mini-module and cell stressing. We also strongly believe that connecting the expertise of field and laboratory holds the key towards understanding the PID. Performing microanalytic studies by laboratory based techniques on degraded PV modules in field can provide a more detailed insight on the degradation mechanisms behind the real life failures due to PID. Such investigations can offer module- and climate-specific solutions for PID resistivity in PV power plants.

Acknowledgements
We would like to acknowledge the Early Research Program ‘Sustainability & Reliability for solar and other (opto-)electronic thin-film devices’ (STAR) from TNO for funding.
We also would like to thank Thomas Weber, M.Sc., for helpful discussions on PID in thin film technologies.

References


12. IEC TS 62804-1, Photovoltaic (PV) modules – Test methods for the detection of potential induced degradation – Part 1: Crystalline silicon


