A novel approximation scheme for floating-point square root and inverse square root for FPGAs

Pietro Pennestrì
Faculty of EEMCS
University of Twente
7522 NB Enschede, NL
Email: p.pennestri@student.utwente.nl

Yanqiu Huang
Faculty of EEMCS
University of Twente
7522 NB Enschede, NL
Email: yanqiu.huang@utwente.nl

Nikolaos Alachiotis
Faculty of EEMCS
University of Twente
7522 NB Enschede, NL
Email: n.alachiotis@utwente.nl

Abstract—Jointly computing the square root (SQRT) and the inverse square root (ISQRT) of floating-point numbers is common in many algorithms, e.g., in image or time series data processing when computing norms or vector normalization. Existing designs suffer from high latency and inefficient resource utilization due to the separate architectures that carry out these two operations. In this paper, we first propose a non-iterative approximation method for computing SQRT and ISQRT based on the Chebyshev min-max criterion to reduce the latency while meeting the accuracy requirements of various applications; thereafter a shared architecture of these two operations is designed and implemented in FPGA with less logic units. In contrast with other approximation solutions, our method does not need to perform any iterations and the accuracy can be mathematically estimated. A comparison with vendor-provided IP cores for FPGAs revealed that our proposed SQRT/ISQRT floating-point IP core utilizes less resources while reducing the clock-cycle latency by nearly four times.

I. INTRODUCTION

The SQRT and ISQRT are two common operations in algorithms that require both the computation of vector norms and vector normalization. These tasks frequently occur in image processing, machine learning, and sensor fusion applications [1].

Studies have previously mapped these two operations onto reconfigurable hardware in FPGA [2]. Due to the resource-demanding nature of these operations on FPGAs, a common approach is to approximate these functions and then iteratively refine them, using, for instance, heuristically determined first-order approximation [1, 3]. This approach, however, relies on an initial guess, while the required number of iterations to reach the desired accuracy depends on the closeness of this initial guess to the actual function value, which cannot be quantified mathematically. Moreover, most existing FPGA implementations compute either the SQRT or the ISQRT but not both, thereby requiring to instantiate two floating-point cores, which results in inefficient resource usage for computing both operations. Hasnät et al. [4] presents an FPGA-based architecture that computes both the SQRT and the ISQRT, which, however, implements an iterative approximation method, thus its accuracy cannot be quantified mathematically.

To address the aforementioned limitations, we propose a novel non-iterative approximation method and describe a resource-efficient FPGA-based architecture that computes both the square root and the inverse square root. The main contributions of this work are:

- We propose a novel polynomial approximation scheme for \( \frac{1}{\sqrt{x}} \) and \( \sqrt{x} \) based on the Chebyshev criterion. It is non-iterative without an initial guess and the accuracy can be mathematically estimated.
- We present a shared architecture for the proposed approximated calculation of these two operations, while the computation of \( 1/\sqrt{x} \) and \( \sqrt{x} \) is independent of each other.

The paper is organized as follows: Section II introduces the Chebyshev criterion and Sec. III presents the approximated calculation of (IS)QRT and the FPGA implementation. The evaluation results are summarized in Sec. IV followed by the conclusion in Sec. V.

II. CHEBYSHEV APPROXIMATION

Any continuous function can be approximated by using Chebyshev polynomials at the desired degree with the mathematically estimated approximation errors. This section introduces this approximation theory.

Let \( f(x) \) be a given real-valued continuous function. It can be approximated as

\[
F(P,x) = p_0 + p_1 x + p_2 x^2 + \cdots + p_n x^n
\]

(1)

with \( n \) orders of polynomials and coefficients \( p \in P \) over an interval of \( [x_0,x_{n+1}] \) using the Chebyshev min-max polynomial approximation, such that the distance function \( \varepsilon(x) \) is minimized, where

\[
\varepsilon(x) = \max_{x_0 \leq x \leq x_{n+1}} |f(x) - F(P,x)|
\]

(2)

It is proved that \( F(P,x) \) is the Chebyshev approximation of a differentiable\(^1\) function \( f(x) \) on \( [x_0,x_{n+1}] \) if and only if there exists a set of points

\[ x_0 \leq x_1 \leq x_2 \leq \ldots \leq x_{n+1} \]

\(^1\)Recent proofs (e.g. [5]) of the Chebyshev equioscillation theorem require continuity only. However, the original theorem statement from Chebyshev[6] includes the differentiability of \( f(x) \)
III. PROPOSED COMPUTATION SCHEME OF (I)SQRT AND FPGA IMPLEMENTATION

This section introduces the proposed computation scheme of SQRT and ISQRT based on Chebyshev approximation, as well as the corresponding FPGA implementation.

A. Approximated SQRT/ISQRT based on Chebyshev theory

Let us denote with \( x \in \mathbb{R}^+ \) a number on which to apply the operations of \( \sqrt{x} \) or \( \frac{1}{\sqrt{x}} \). We assume that this number is expressed according to IEEE754 standard [8]:

\[
x = (-1)^s \cdot 2^{e} \cdot m
\]

where \( m \in [1, 2) \) is the mantissa and \( e_u \) is the unbiased exponent (\( e = e_u + \text{bias} \)). The following four cases can be distinguished:

- **sqrt even exponent:** \( \frac{1}{\sqrt{x}} = \frac{1}{\sqrt{2^e}} \cdot \frac{1}{m} \)
- **sqrt odd exponent:** \( \frac{1}{\sqrt{x}} = \frac{1}{\sqrt{2^e-1}} \cdot \frac{1}{\sqrt{2}} \cdot \frac{1}{m} \)
- **isqrt odd exponent:** \( \sqrt{x} = \frac{2^e}{\sqrt{2^e-1}} \cdot \sqrt{m} \)
- **isqrt even exponent:** \( \sqrt{x} = \frac{2^e}{\sqrt{2^e+1}} \cdot \sqrt{m} \)

On these premises, the task is limited to the computation of either the inverse square root or the square root of the mantissa. Hence, the proposed computation scheme is aimed toward a polynomial approximation of the two previous operations within the range \([1, 2)\).

In order to meet different accuracy requirements, we have tried different polynomial orders, \( n \), with different number of equally spaced sub-intervals, \( N \). The maximum relative error is reported in Table I as \( n \) and \( N \) vary.\(^2\) It is obvious that lower approximation error can be achieved by using higher polynomial degree or increasing the number of sub-intervals at the desired degree.

Based on Table I, users can select the proper \( n \) and \( N \) according to the accuracy requirement, and store the coefficients \( A \) for the SQRT and \( B \) for ISQRT. Depending on the operation SQRT/ISQRT and the even/odd exponent, the approximated mantissa can be obtained. Then sqrt(x) and/or isqrt(x) can be further calculated using Eqs.(6-9). The overall computation scheme is summarized in Fig. 1.

B. FPGA implementation

In this section, we present the FPGA implementation of the shared SQRT/ISQRT for the case \( n = 2 \) and \( N = 8 \). The proposed architecture is depicted in Fig. 4. The arithmetic core consists of two basic components, the polyroot, which computes the polynomial approximation of the output mantissa, and the exponent, which computes the output exponent as illustrated in Fig. 1. The exponent can be adapted to implement half-/single-/double-precision floating-point arithmetic.

Fig. 5 shows the block diagram of the polyroot block. It is based on Horner’s polynomial evaluation scheme

\(^2\)To replicate the proposed result see https://gitlab.com/mocast-isqrt-sqrt/matlab-code
TABLE I: Proposed method: Computation of maximum relative error (MRE) within the range \([1, 2)\), \(n\): Polynomial degree, \(N\): number of sub-intervals of \(\log_2(N)\) amplitude

<table>
<thead>
<tr>
<th>(\sqrt{x})</th>
<th>MRE (this inv.)</th>
<th>(\frac{1}{\sqrt{x}})</th>
<th>MRE (this inv.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(2)</td>
<td>1</td>
<td>3.8335e-03</td>
<td>2</td>
</tr>
<tr>
<td>(2)</td>
<td>2</td>
<td>7.1823e-04</td>
<td>2</td>
</tr>
<tr>
<td>(2)</td>
<td>4</td>
<td>1.1463e-04</td>
<td>2</td>
</tr>
<tr>
<td>(2)</td>
<td>8</td>
<td>1.6430e-05</td>
<td>2</td>
</tr>
<tr>
<td>(2)</td>
<td>16</td>
<td>2.2090e-06</td>
<td>2</td>
</tr>
<tr>
<td>(2)</td>
<td>32</td>
<td>2.8674e-07</td>
<td>2</td>
</tr>
<tr>
<td>(2)</td>
<td>64</td>
<td>3.6337e-08</td>
<td>2</td>
</tr>
<tr>
<td>(3)</td>
<td>1</td>
<td>5.7648e-04</td>
<td>3</td>
</tr>
<tr>
<td>(3)</td>
<td>2</td>
<td>6.3523e-05</td>
<td>3</td>
</tr>
<tr>
<td>(3)</td>
<td>4</td>
<td>5.5903e-06</td>
<td>3</td>
</tr>
<tr>
<td>(3)</td>
<td>8</td>
<td>4.2321e-07</td>
<td>3</td>
</tr>
<tr>
<td>(3)</td>
<td>16</td>
<td>2.9293e-08</td>
<td>3</td>
</tr>
<tr>
<td>(3)</td>
<td>32</td>
<td>1.9301e-09</td>
<td>3</td>
</tr>
<tr>
<td>(3)</td>
<td>64</td>
<td>1.3107e-09</td>
<td>3</td>
</tr>
<tr>
<td>(2)</td>
<td>1</td>
<td>8.9120e-05</td>
<td>2</td>
</tr>
<tr>
<td>(2)</td>
<td>2</td>
<td>5.7777e-06</td>
<td>2</td>
</tr>
<tr>
<td>(2)</td>
<td>4</td>
<td>2.8042e-07</td>
<td>2</td>
</tr>
<tr>
<td>(2)</td>
<td>8</td>
<td>1.1213e-08</td>
<td>2</td>
</tr>
</tbody>
</table>

and consists of an adder, a multiplier, and an on-chip ROM memory block that stores the polynomial coefficients. The arithmetic core was mapped to a Cyclone V 5CEFA2F23I7 FPGA.

IV. EVALUATION

This sections evaluates the accuracy and resource utilization of our approximation scheme by comparing it with related literature.

A. Accuracy comparison

As introduced in Sec. 1, there are different ways of approximating SQRT/ISQRT. Here we compare the accuracy of our method with other three methods [1, 3, 4] in terms of relative error. Fig. 2 depicts the comparison of our method vs. [1]. It can be observed that our method achieves two orders of magnitude lower error. The worst case relative error reported by [3] is 0.0333, which is one order of magnitude greater than ours. In order to compare with [4], we use the same intervals. The following linear approximations are derived based on Chebyshev theory:

\[
p_m(x) = \sum_{n=0}^{m} a_n x^n
\]

and

\[
p_m^N(x) = \sum_{n=0}^{m} b_n x^n
\]

Fig. 3 shows the error comparison between the results reported in [4] and our method using Eq. (6).

B. Resource utilization and latency comparison

Table II shows resource utilization and a performance comparison with the vendor-provided IP cores ALTFP_INV_SQRT and ALTFP_SQRT. It can be observed that the second-order polynomial approximation only needs one DSP block and has a latency of 7 clock cycles. Furthermore, less hardware resources are used (shared between the SQRT and the ISQRT). More specifically, up to 3.7x less logic resources and up to 9x less registers are utilized at the cost of a 9x increase in block RAMs, which allows for higher flexibility in efficiently using the target hardware since ALMs and registers can, unlike block RAMs, be efficiently used to implement any functionality.

Table III provides the maximum operating clock frequency for Slow 1100mV 100C, Slow 1100mV -40C, Fast 1100mV 100C, Fast 1100mV -40C models.

Approximation accuracy was measured using Modelsim simulations. The maximum relative error both for \(1/\sqrt{x}\) and \(\sqrt{x}\), is lower than 1/2 ulp of the half precision format.

V. CONCLUSION

Novel polynomial approximations, based on the Chebyshev min-max criterion, for the considered operations, have been proposed. The accuracy achieved compares positively with that presented in recently published literature. An architecture capable of independently computing, in floating point notation, both \(\sqrt{x}\) and \(1/\sqrt{x}\) was designed and implemented into FPGA. The result was compared with existing vendor-provided IP cores, achieving 3 and 4 times less logic utilization for ALTFP_INV_SQRT and ALTFP_SQRT, respectively. The proposed architecture uses 6 times less DSP blocks than the ALTFP_INV_SQRT. The latency in clock
TABLE II: Resource utilization and performance on a Cyclone V FPGA, and comparison with vendor IP cores.

<table>
<thead>
<tr>
<th></th>
<th>This work</th>
<th>ALTFP_INV_SQRT</th>
<th>ALTFP_SQRT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic Utilization (ALMs)</td>
<td>66/9430 (7%)</td>
<td>278/9430 (3%)</td>
<td>245/9430 (3%)</td>
</tr>
<tr>
<td>Registers</td>
<td>60</td>
<td>925</td>
<td>542</td>
</tr>
<tr>
<td>Block Memories</td>
<td>1280/1802240 (&lt;1%)</td>
<td>565/1802240 (&lt;1%)</td>
<td>143/1802240</td>
</tr>
<tr>
<td>DSP Blocks</td>
<td>1/25 (4%)</td>
<td>6/25 (24%)</td>
<td>0/25 (0%)</td>
</tr>
<tr>
<td>Latency (clock cycles)</td>
<td>7</td>
<td>26</td>
<td>16</td>
</tr>
</tbody>
</table>

This work is 3 and 2 times less than the ALTFP_INV_SQRT and the ALTFP_SQRT, respectively.

TABLE III: Timing Analysis: Maximum Frequency

<table>
<thead>
<tr>
<th>Model</th>
<th>Max. Frequency [MHz]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slow 1100mV 100C</td>
<td>127.28</td>
</tr>
<tr>
<td>Slow 1100mV -40C</td>
<td>123.87</td>
</tr>
<tr>
<td>Fast 1100mV 100C</td>
<td>230.47</td>
</tr>
<tr>
<td>Fast 1100mV -40C</td>
<td>260.28</td>
</tr>
</tbody>
</table>

REFERENCES


