A Predistortion-less Digital MIMO Transmitter with DTC-Based Quadrature Imbalance Compensation

Joep Zanen, Student Member, IEEE, Eric Klumperink Fellow, IEEE, and Bram Nauta, Fellow, IEEE

Abstract—A 4-element multi-input multi-output (MIMO) switched capacitor power amplifier (SCPA) in 22nm fully-depleted silicon-on-insulator (FD-SOI) is presented as a software-defined radio. To omit the digital predistortion (DPD) and digital quadrature correction power consumption of this wide modulation bandwidth MIMO transmitter, constant-conductance SCPA drivers and a wideband low-impedance power supply are used for linearization. Digital-to-time converter (DTC) based clock calibration is used for quadrature imbalance correction, improving image rejection to >53 dB. This allows for up to 80 MHz DPD-less single carrier 1024-quadrature amplitude modulation (QAM) transmission, with an error vector magnitude (EVM) <−39.4 dB. RF bandwidths up to 160 MHz are demonstrated for multi-carrier 1024QAM signals, supporting data rates up to 1.18 GBps. A second-order Chebyshev bandpass filter using bondwires as inductors is used as a matching network, supporting carrier frequencies from 1.64 GHz to 3.28 GHz, while omitting the required chip area for integrated inductors. MIMO experiments demonstrate the beamforming capabilities for single and multi-beam communication.

Index Terms—CMOS integrated circuits, digital beamforming, radio frequency digital-to-analog converter (RF-DAC), switched capacitor power amplifier (SCPA), digital-to-time converter (DTC).

I. INTRODUCTION

The trend towards increasing data rates and number of simultaneous users in a crowded spectrum requires additional forms of diversity apart from frequency. Multi-input multi-output (MIMO) communication systems exploit spatial diversity, creating multiple channels, extending beyond the Shannon-Hartley limit for capacity per channel.

In MIMO applications with \( n_t \) transmit antennas and a normalized effective isotropic radiated power (EIRP), the transmit power per amplifier decreases with \( n_t^2 \) due to the array gain, but the required power for digital predistortion (DPD) increases with \( n_t \) or \( n_t^2 \) [1]. For increasing bandwidth and low EIRP, the power consumption for the DPD can exceed that of the power amplifier (PA) [1]. In these scenarios, system efficiency can benefit from a transmitter that is linear enough to function without DPD, even when this comes at the cost of PA drain efficiency. Direct digital RF transmitters have shown high DPD-less linearity with better than −35 dB error vector magnitude (EVM) [2]–[8], as required for 1024QAM [9], and are CMOS compatible. Direct digital RF transmitters for MIMO have been demonstrated [10]–[13] with a best achieved EVM of −30 dB [13]. In single-element applications, switched capacitor power amplifier (SCPA) digital transmitters with a DPD-less EVMs better than −40 dB have been demonstrated [6]–[8], indicating the potential for highly linear MIMO transmitters based on the SCPA concept.

The SCPA has been introduced in [14] and consists of a digital multiplexer as mixer, and a capacitive digital-to-analog converter (DAC) to convert this signal to the analog domain. A series inductor is used to cancel the effect of the series capacitance on the SCPA output impedance. A quadrature SCPA implementation with quadrature combiner in the digital domain, before the DAC, is indicated in Figure 1. The mixer-DAC combination will be further referred to as a Radio Frequency DAC (RF-DAC). The quadrature implementation in Figure 1 gives 3dB more output power than a conventional quadrature transmitter with analog quadrature combination, and circumvents the bandwidth expansion of a polar transmitter [15], [16]. The unit cell inverter outputs can be regarded as the time multiplexed baseband inputs, constructing a modulated RF carrier of four samples per carrier period, achieving quadrature modulation, with timing controlled by the LO. The implementation based on switches and accurately matched capacitors makes it intrinsically highly linear [14]. This linearity is predominantly limited by the code-dependence output impedance [14], [17] and the quality of the power supply, as the supply voltage is the reference voltage for the RF-DAC [18]. Techniques to linearize the code-dependent output conductance have been proposed in [7], [8], and a wideband low-impedance supply was proposed in [19]. For wide modulation bandwidth, the supply impedance should remain low over a large frequency range, or nonlinear memory effects will occur.

For a highly linear SCPA, EVM can still be limited by quadrature imbalance rather than nonlinear distortion. In this case digital compensation is needed [8], which requires continuous processing in the digital domain, hence increasing digital
power consumption. Imbalance in the clock generation, clock distribution, or in the multiplexer in Figure 1 will result in quadrature imbalance and degrade EVM. These layout and mismatch effects are constant after production, and hence can be compensated for using a one-time calibration. A calibration technique using digital-to-time converters (DTCs) in the clock paths will be proposed to compensate the quadrature imbalance.

This work presents a MIMO SCPA in 22nm fully depleted silicon-on-insulator (FD-SOI) CMOS, with high image rejection using DTCs and calibration, high DPD-less linearity using constant output conductance driver cells [8], wide modulation bandwidth using a wideband power supply and matching network, and one octave of RF bandwidth. Section II discusses the EVM limits for 1024 quadrature amplitude modulation (QAM) signals, and the implications of using SCPAs for this application. In Section III the quadrature imbalance calibration technique is described. Section IV elaborates on a time-skewed reclocking technique, relaxing timing requirements for the baseband data. MIMO linearity considerations are discussed in Section V, and the chip implementation including a bondwire based Chebyshev matching network and a wideband low impedance supply is presented in Section VI. Section VII presents the single-element and MIMO measurement results. Section VIII concludes the work.

II. EVM LIMITS

The most dominant impairments limiting transmitter EVM include nonlinear distortion at high transmit power, phase noise, inter-symbol interference (ISI) and quadrature imbalance at medium transmit power, and thermal and quantization noise at low transmit power [7], [20]–[23]. Typically, these impairments result in a bathtub curve for EVM as a function of transmit power as in Figure 2. These impairments and the effect of using SCPAs will be discussed in this section, in order to clarify potential benefits of using an SCPA.

A. Low back-off: linearity

To increase power amplifier linearity, back-off can be applied to reduce the power $P_{av}$ of the modulated carrier, albeit at the cost of power efficiency [23]. A memory-less nonlinear amplifier can be described by a first-order plus third-order polynomial. MATLAB simulations have been run to model the distortion of a 1024QAM modulated carrier with a broadly used raised-root cosine transmit filter with a roll-off factor of 0.35. The resulting linearity limit over back-off has been indicated in red in Figure 2.

In [8], an EVM up to $-45.5$ dB was achieved. To leave a budget for other impairments, a $3$ dB more strict linearity limit is set as a requirement. In the third-order model, this $-48.5$ dB EVM requires a back-off of $-12.2$ dB with respect to the 1-dB compression point ($P_{1dB}$). From the measured $P_{av} = 5.1$ dBm (3.2 mW) in [8] follows a required $P_{1dB} = 17.3$ dBm (54 mW). For a class A amplifier with a theoretical peak efficiency of 50% [23] and a peak power of 54 mW, this would result in a DC power consumption of 107 mW, while producing only 5.1 dBm of output power: a power efficiency of 3.0%. The SCPA in [8] however achieves a power efficiency of 8.8%, which is almost three times the power efficiency of an ideal class A amplifier with similar linearity. To the best of the authors’ knowledge, no DPD-less transmitters have been published which feature both a better EVM and drain efficiency than the work in [8].

B. Medium back-off: ISI, phase noise, and IQ imbalance

In practice, when increasing back-off to improve linearity, EVM will be limited due to memory effects, phase noise, and quadrature imbalance [20]–[22]. Phase noise can be limited by using a clock source and distribution circuits with sufficiently low phase noise, requiring better than $-44$ dBc local oscillator (LO) integrated phase noise for 1024QAM [24]. Quadrature imbalance compensation will be discussed in Section III.

Bandwidth limitations and memory effects, such as thermal effects, and supply and bias modulation [25], lead to linear and nonlinear dispersion in the Volterra series transfer of a transmitter, respectively. This causes ISI. As an example of a linear dispersion effect due to a parasitic pole, a 0.56% ($-45$ dB) settling error remains during the transition from one symbol to the next. This incurs an ISI of $-45$ dB, and consequently an equal EVM limit. This $-45$ dB ISI from symbol $x[n]$ to symbol $x[n+1]$ is modeled and its simulated effect on EVM is indicated in yellow in Figure 2. Phase noise and quadrature imbalance are not considered in this simulation.

To achieve the EVM reported in [8], the ISI requirement is $<-45.5$ dB. In linear amplifier classes, EVM is limited by dispersion due to bandwidth limits in the signal path, bias networks and power supplies, as well as thermal memory effects [22], [26]. Typically, these bias, supply and thermal variations result in nonlinear dispersion, which are difficult to compensate for using DPD [22], [23].

SCPAs reduce the number of dispersion effects with respect to class A or AB amplifiers. Firstly, due to the largely digital architecture, a large number of parasitic poles in the analog

\[ f_{sym} = -\frac{1}{2\pi} \ln \left( \frac{1}{10^{45}} \right) f_{sym} = 0.82 f_{sym} \]

1Assuming the third-order model is applicable up to $P_{1dB}$, and $P_{1dB}$ is not limited by e.g. clipping to the supplies.

2This implies a (baseband equivalent) pole frequency $f_p$ relative to the symbol rate $f_{sym}$ as: $f_{sym} = -\frac{1}{2\pi} \ln \left( \frac{1}{10^{45}} \right)$
signal path of conventional transmitters are eliminated. Secondly, there are no DC transistor biasing networks with their respective nonlinear memory effects [22], [23]. The supply voltage does function as a DC reference voltage for the SCPA, but as this is only one node, it is feasible to add large off-chip decoupling and multiple bondwires to keep the impedance of this node low, as will be discussed in Section VI-C. Lastly, as the SCPA output power is determined by capacitor ratios rather than gain from temperature sensitive transconductances, the SCPA is also much less susceptible to temperature variations and hence thermal memory effects. This temperature stability will be demonstrated in Section VII-D. Memory effects via the power supply can be minimized with a wideband low impedance supply.

C. Large back-off: noise

At large back-off, EVM is limited by both thermal and quantization noise. In an SCPA, the only analog node is the low-impedance and rail-to-rail swing RF output, where thermal noise is of little concern. As the SCPA is a DAC, its quantization also degrades EVM at large back-off [7]. Minimizing this to acceptable levels can be achieved by using a sufficient number of bits and oversampling ratio.

In conclusion, SCPAs are a promising candidate for low EVM DPD-less transmitters due to their high linearity for their power consumption, limited electrical and thermal memory effects, and low thermal noise due to their largely digital implementation and low impedance output stage.

III. QUADRATURE IMBALANCE COMPENSATION

For highly linear transmitters, quadrature imbalance can become the limiting factor for EVM, as indicated by the EVM floor in Figure 2. Quadrature imbalance can stretch, shear or offset a QAM constellation as illustrated in Figure 3. Contrary to classical transmitters, the baseband signals are in the digital domain, and no analog quadrature mismatch compensation can be applied at baseband. In [8], compensation for these effects in the digital domain is used to meet the 1024QAM EVM. This compensation does require digital signal processing on every baseband sample, and thus power. Alternatively, [27] demonstrates circuit level image and LO leakage reduction to $< -64$ dBc, using signal sign changes in the clock path instead of the data path.

In transmitter transmitter, we propose to suppress quadrature imbalance by using clock phase calibration as in Figure 4. The gain imbalance in Figure 3a is restored by decreasing $I$ and increasing $Q$ duty-cycles as in Figure 4a, the quadrature phase imbalance in Figure 3b is restored by moving $I$ backward and $Q$ forward in time as in Figure 4b, and the LO leakage in Figure 3c are be restored by decreasing IP and increasing IN duty cycle as in Figure 4c. These clock adjustments could be realized using a DTC clock buffer with programmable delay for both rising and falling edges.

The required delay resolution is finest at the maximum operating frequency of 3.28 GHz, where one programmable unit delay step results in the largest phase step, and most relaxed at the minimum operating frequency of 1.64 GHz. MATLAB simulations indicate a resolution of 427 fs or 213 fs is required to keep the effects of quadrature imbalance on EVM below $-50$ dB for a 1.64 or 3.28 GHz carrier, respectively, such that quadrature imbalance has a negligible effect on EVM compared to other transmitter impairments. The maximum mismatch in clock propagation delay which was compensated for in [8] was 3.5 ps. A range of 10 ps for the DTCs in this design covers this maximum with a factor 3 margin.

For each of the four quadrature clock phases in every transmitter, a DTC as in Figure 5 is added. The DTC has a 6-bit programmable drive strength to drive internal net $v_{slew}$. The 75 always-on and 63 programmable slices give the desired range and resolution. The decoder, buffers and inverters are digital library cells, and the unit slices are based on tri-state buffers from the digital library, modified to have separate control for the PMOS and NMOS. Transistor MN3 functions as a load capacitance. The basis on digital library cells results in a compact DTC layout of $12 \times 15 \mu m$. Using local digital buffers for the control signals and a low-impedance supply network, the simulated post-layout performance in Figure 6 is achieved. The most strict 213 fs resolution requirement at 3.28 GHz is met for codes 0 up to 38 in Figure 6b. This results in a tuning range of 6 ps in Figure 6a, which covers the mismatch found in [8] with a margin of a factor 1.7 which is a smaller safety margin than the desired factor 3 in this worst-case scenario. Image rejection measurements in Section VII indicate the range and resolution suffice in this design for carrier frequencies up to 3 GHz.

The DTC delay from CLK$_{IN}$ to CLK$_{OUT}$ in Figure 5 is kept minimal by using a high drive-strength DTC slices, in the range of 34 to 48 ps, and the currents during a transition are high due to the fast slew rate. These short delays and large currents result in negligible phase noise [28] related...
EVM degradation compared to the effects of RF-DAC nonlinearity and quantization noise. As the load capacitance to the clock network on CLK_OUT is much larger than the parasitic capacitances in the DTC circuit, increasing the buffer width for drive strength does not have a significant impact on clock power consumption.

There are eight clock edges to calibrate in each SCPA: an optimization problem with eight degrees of freedom. The adjusted clocks in Figure 4 however show how to correct for quadrature imbalance and LO leakage. Measurements in Section VII indicate LO leakage in this system is small, so only quadrature phase and gain imbalance need to be calibrated for. To support this, two calibration parameters are proposed:

1) Phase correction code $C_{\phi}$: to shift the $I$ LO backward and $Q$ LO forward in time as in Figure 4b.
2) Gain correction code $C_{\bar{A}}$: to decrease the $I$ LO duty cycle and increase the $Q$ LO duty cycle as in Figure 4a.

These codes can have positive and negative values. The DTC codes for the clock edges are chosen as:

$C_{IP} = +\text{floor}((C_{\phi} + 1)/2) + \text{floor}((C_{\bar{A}} + 1)/2) + B$ (1a)
$C_{IP} = +\text{floor}((C_{\phi} + 1)/2) - \text{floor}((C_{\bar{A}} + 1)/2) + B$ (1b)
$C_{QP} = -\text{floor}((C_{\phi} + 0)/2) - \text{floor}((C_{\bar{A}} + 0)/2) + B$ (1c)
$C_{QP} = -\text{floor}((C_{\phi} + 0)/2) + \text{floor}((C_{\bar{A}} + 0)/2) + B$ (1d)
$C_{IN} = +\text{floor}((C_{\phi} + 1)/2) + \text{floor}((C_{\bar{A}} + 1)/2) + B$ (1e)
$C_{IN} = +\text{floor}((C_{\phi} + 1)/2) - \text{floor}((C_{\bar{A}} + 1)/2) + B$ (1f)
$C_{QN} = -\text{floor}((C_{\phi} + 0)/2) - \text{floor}((C_{\bar{A}} + 0)/2) + B$ (1g)
$C_{QN} = -\text{floor}((C_{\phi} + 0)/2) + \text{floor}((C_{\bar{A}} + 0)/2) + B$ (1h)

Where subscripts IP/QP/IN/QN indicate the four quadrature LO signals, and $\uparrow/\downarrow$ indicate the rising and falling clock edges, respectively. Every even $C_{\phi}$ value, floor$((C_{\phi} + 1)/2)$ increases by one (for the $I$ codes), and at every odd $C_{\phi}$ value, floor$((C_{\phi} + 0)/2)$ increases by one (for the $Q$ codes). Analogously, this applies to the $C_{\bar{A}}$ terms. Compared to linear mapping, taking the gain and phase correction codes out of the floor operations\(^3\), an intermediate step is added, increasing resolution. The constant $B$ is chosen such that the lowest DTC code is zero. This keeps the DTC delay near its minimum, where the resolution is finest. The $C_{\phi}$ and $C_{\bar{A}}$ approach reduces the degrees of freedom from eight to two, simplifying calibration. The routing of the clock distribution network can result in a layout dependent LO time skew, which is unequal for the different transmitters. To compensate this mismatch, all four transmitters will need to be calibrated individually.

IV. TIME-SKEWED RELOCKING

Conventional digital quadrature modulators in [15], [27], [29] apply reclocking of the baseband signals before the

\(^3\)Replacing ‘floor$((C_{\phi} + 1)/2)$’ by $C_{\phi}$, and similarly for the other floor operations.
mischer, as indicated in Figure 7a. After a rising edge in the baseband clock signal DATCLK, the thermometer coded quadrature baseband signals BBIP, BBQP, BBIN and BBQN will transition simultaneously. To minimize the parasitics on the signal between the mixer and the DAC, the mixer cells are typically implemented inside the DAC unit cells, as was indicated in Figure 1. As the physical locations of these unit cells are distributed over the RF-DAC, the routing of the baseband signals is not matched in terms of length and parasitic capacitances $C_{par}$. At the input of the mixer cells, this time mismatch can lead to glitching using conventional reclocking, if some of the thermometer coded bits arrive before others do. As the quadrature mixer in Figure 7a always multiplexes one of its four inputs to the DAC, this glitching is propagated to the DAC. Transmission times $t_g$ much shorter than the LO pulse width are required for the mixer inputs to minimize this glitching: $t_g \ll 1/(4f_c)$. For long wiring of the reclocked baseband signals with limited node bandwidth [30] and high $f_c$, this becomes increasingly difficult.

The digital mixer only selects each input 25% of the carrier period. The remaining 75% can be exploited for transition times when using time-skewed triggers instead of a shared reclocking signal for all four quadrature baseband signals, as indicated in Figure 7b. To generate the required reclocking triggers, the circuit in Figure 8 is used. A timing diagram is given in Figure 9. At time $t_1$, a rising edge in baseband clock DATCLK indicates new quadrature baseband data is available. At the next rising edge of LOIP at time $t_2$, a signal NEW_DATA is set high to start a sequence of retiming triggers. At the falling edge of LOIP, a trigger TRIP is generated to update the BBIP input during the 75% window where this input is unselected. Similar triggers are generated for the other baseband inputs, with a skew of $1/(4f_c)$ to each next trigger, reclocking the respective baseband data during the 75% windows.

In this retiming approach, the clock rate of the signals before the mixer is limited to the baseband sample rate, the retimed quadrature signals require a transition time of $t_g \ll 3/(4f_c)$ rather than $t_g \ll 1/(4f_c)$ using conventional reclocking, and only the signals between the mixer and DAC need to have sharp transitions relative to the $4f_c$ DAC sample rate.

V. MIMO SCPA LINEARITY CONSIDERATIONS

A. Code-dependent output impedance

Typically, SCPA linearity is limited by AM-PM distortion due to unequal output impedance of switching and non-switching driver cells, resulting in a code-dependent output impedance [7], [8], [14], [17]. A highly linear SCPA exploiting output conductance linearization was proposed in [8], achieving a DPD-less EVM of $-45.5$ dB and an adjacent channel leakage ratio (ACLR) of $-50$ dB. The modified SCPA driver cells with drain resistors in Figure 10a linearize the output conductance $g_{cell}$ over input voltage $V_{in}$. When the drain resistors are much smaller than the transistor on-resistances $R_D \ll R_{on}$, the drain resistors can be neglected. For logic ‘high’ and ‘low’ inputs $V_{in}$, $g_{cell} = 1/R_{on}$. Halfway a transition between the states, when $V_{in} \approx V_{DD}/2$, both transistors operate in the saturation region, resulting in a low output conductance. $g_{cell}$ has a dip during the transition, as indicated by the dashed line in Figure 10b. When $R_D \gg R_{on}$ and logic ‘high’ and ‘low’ inputs are applied, $R_{on}$ can be neglected and $g_{cell} = R_D$. Halfway during the transition, both transistors conduct, and the driver output conductance is the parallel of the two drain resistors $g_{cell} = 2/R_D$, resulting in a peak in output conductance, as indicated by the dash-dot line in Figure 10b.

The optimal value for $R_D$ was found using DC simulations, where the output impedance of the driver neither has a peak or a dip, indicated by the solid line in Figure 10b, and the effective output conductance of switching and a non-switching drivers are equal, canceling the dominant source of distortion in SCPAs. Transient simulations and measurements in [8] indicate this DC optimized $R_D$ also cancels amplitude modulation to phase modulation (AM-PM) distortion. Back-bias voltages $V_{b1}$ and $V_{b2}$ allow for NMOS and PMOS on-resistance calibration, respectively [8]. By scaling the widths of all components in Figure 10a, the SCPA output impedance remains low, to limit power efficiency degradation. As derived
in [8], the simulated peak drain efficiency drops from 50% to 39% when adding these linearization drain resistors. This sizing was re-used in this design. Increasing linearity by operating at 6 dB back-off will degrade drain efficiency more than this, as will be indicated in Figure 19b. Technology nodes with shorter gate lengths decrease both the gate capacitance and $R_{on}$ of the used transistors. As SCPA AM-PM conversion is proportional to $R_{on}$ [17], the short core devices in the used 22nm FD-SOI technology give an additional benefit with respect to other published high linearity SCPAs [5]–[7].

### B. Power supply impedance

Apart from code-dependent SCPA output impedance, linearity is limited by the power supply quality. A single supply voltage is assumed, with a Thévenin equivalent supply voltage of $v_{INT}$ and supply impedance of $Z_{supply}$. This supply can be either on-chip or off-chip. Code-dependent supply current will result in a voltage drop over $Z_{supply}$, regardless of whether star connections to ground and the supply are used. As the SCPA is a DAC with its supply as reference voltage, this will result in nonlinear behavior [18], [19]. When multiple SCPAs are connected to the same power supply as in Figure 11, this can result in forms of cross-intermodulation. When DAC1 draws a code-dependent supply current $i_{DAC1}$, this results in a drop in the internal supply voltage $v_{INT}$. This will not only result in supply-induced distortion in DAC1, but in all four RF-DACs connected to this supply as a form of nonlinear crosstalk. This effect is limited by keeping $Z_{supply}$ as low as possible over a wide frequency range, as will be elaborated in Section VI.

### C. Nonlinear coupling

Linearity of MIMO transmitters can be further limited by parasitic coupling between the four transmitter paths [1], [31]. An advantage of digital transmitters with respect to their analog counterparts, is that their internal signals are digital logic signals, which make them robust to crosstalk. As long as the crosstalk is low enough to not result in bit-flips, the digital signals are unaffected. Coupling between the analog RF outputs can still be present and can result in reverse intermodulation distortion (RIMD) [32]. In [33] it is however shown that class D architectures, such as the SCPA driver cells, show little RIMD. MIMO distortion will lead to intermodulation, following a different array pattern than the one set in the precoder weights [34]. Beam pattern measurements in Section VII will show close resemblance to the theoretical beam patterns, indicating limited MIMO distortion.

The digital internal nodes and class D output make the SCPA a suitable candidate for DPD-less linear MIMO applications, as long as a low-impedance power supply can be realized.

### VI. Circuit Implementation

#### A. Implementation in 22nm FD-SOI CMOS

A MIMO transmitter featuring four SCPAs is designed in Global Foundries 22FDX™ 22nm FD-SOI CMOS technology with a supply voltage of 0.9V. An overview of this design is given in Figure 12. Though this IQ-sharing quadrature SCPA implementation is less power efficient than its polar counterpart [16], it does not suffer from nonlinearity introduced by finite bandwidth of the control signals, or delay between the phase and amplitude control paths [35]. The 8-bit SCPAs have 5 unary and 3 binary coded bits. For linearity, the constant output conductance driver of Figure 10a is used, dimensioned for an output conductance of 2.4mS per cell, resulting in a transmitter output impedance of 1.6Ω for each pseudo-differential RF-DAC half. This pseudo-differential implementation also cancels even-order distortion, which could be caused by unequal rising and falling edges in single-ended output drivers. DTCs are used on all four 25% duty cycle clock phases in all four transmitters to compensate for quadrature imbalance. An external field-programmable gate array (FPGA) is used to generate digital baseband data, synchronized to the divided LO. A die photograph is shown in Figure 13. The total active area for all four SCPAs and auxiliary circuits for clock generation and communication with the FPGA is 0.33 mm².

#### B. Bondwire Chebyshev matching network

Digital transmitters typically use integrated inductors in their matching network [2], [5]–[7], [10], [13], [14], [19], [27], requiring significant chip area. In this implementation, a wideband Chebyshev bandpass matching network is used to bring the RF signals off-chip. This matching network allows for a trade-off between fractional bandwidth, passband ripple and impedance transformation ratio, where two of these three variables can be chosen freely. Bondwires inside a QFN package are used as inductors. Using bondwires instead of an on-chip inductor or transformer reduces loss in the matching network, due to the high quality factor with respect to integrated inductors [36]. It also decreases chip
area, albeit at the cost of required external components in this application. A second order lowpass prototype Chebyshev matching network was designed and transformed to a fourth order bandpass filter using the transform in [37]. Next, the inductive tee transformation from [23], [38] was used to provide frequency-independent impedance transformation by swapping the position of the two inductors. The final matching network in Figure 14 is the differential version of this. The differential inputs allow to combine the power of two pseudo-differential SCPAs. An additional advantage of this matching network is that the return path for the RF output current is not via the ground wiring, which could cause ground bounce and further supply related nonlinear effects.

The simulated transfer of the lumped element Chebyshev filter is indicated in Figure 15, along with the transfer when inductance varies ±20%, due to e.g. inaccuracy in bondwire modeling. As the impedance transformation in [38] is dependent on inductor ratios, the effect of increasing all inductor values by the same factor is small. The lower and upper cut-off frequency do change with inductor values, but as the Chebyshev filter has a wide fractional bandwidth, the effect around the center of the passband is limited, at <1 dB deviation from the nominal scenario, over a 51% fractional bandwidth for this ±20% inductance variation. In the physical implementation, additional factors will influence the frequency transfer, such as the transfer of the used transformer, and PCB transfer. Initial estimations for physical bond wire configurations are made using the models for arrays of bondwires from [39] as the inductors in Keysight ADS. PCB layout and $C_p$ value were optimized using 3D EM simulations in Cadence Clarity.

Figure 16 shows a photograph of a decapsulated chip on the measurement PCB. The matching network bondwires acting as the inductors are marked in blue, and the PCB layout of the matching network including the parallel capacitor $C_p$ and the transformer is shown.

C. Low-impedance supply

An external Texas Instruments TPS7A7001DDAR low-dropout regulator and muRata LLL185R71A224MA01L low equivalent series resistance decoupling capacitors generate a low impedance supply for DC and low frequencies. For medium frequencies up to the the signal envelope bandwidth, external low equivalent series inductance capacitors are used, as indicated in pink in Figure 16. To minimize series inductance, these capacitors are connected via ground and supply planes, they are placed as close as possible to the chip, and multiple short bondwires are used. 620 pF on-chip decoupling keeps the supply impedance low for high frequencies, for the carrier frequency and higher. The combination of the external regulator, external decoupling with low series inductance and resistance connections, and on-chip decoupling keeps the supply impedance low enough to support up to 160 MHz DPD-less 1024QAM orthogonal frequency-division multiplexing (OFDM).
VII. EXPERIMENTAL RESULTS

A. Quadrature imbalance calibration

For QAM signals, quadrature gain and phase imbalance result in a rectangular and sheared transmitted constellations, respectively, as well as a spectral image. These effects degrade EVM and the transmit spectrum, respectively. The spectral image can be quantified using IRR. A single-sideband test signal is transmitted 20 MHz above the carrier frequency. The output signal is analyzed using a DSA-Z 204a oscilloscope. Quadrature imbalance will result in an image tone 20 MHz below the carrier. This experiment is shown for 1.9 GHz and 3.0 GHz carrier frequencies in Figure 17a and 17b, indicating IRRs of 33 dB and 27 dB, respectively. The search algorithm indicated in Figure 18 was used to find the optimal $C_{\phi}$ and $C_{\hat{\phi}}$. Calibration results are indicated in Figure 17c and 17d. The IRRs after quadrature calibration in Figure 17e and 17f have improved to 59 dB and 55 dB at 1.9 GHz and 3.0 GHz respectively, both below LO leakage levels, which will be shown to suffice for 1024QAM. By tuning the clock phases as in Figure 4c, LO leakage could also be suppressed using the same hardware. This would however require additional calibration steps, and is not needed to meet the 1024QAM EVM requirements. The chip was calibrated only once per carrier frequency and RF-DAC. The $C_{\phi}$ and $C_{\hat{\phi}}$ settings found here were used in all following experiments.

B. RF passband, output power and efficiency

To measure the output power over carrier frequency, the baseband $I$ and $Q$ values are set to maximum, and the LO frequency is varied. The resulting output power for all four PAs can be seen in Figure 19a. Over the range from 1.64 GHz to 3.28 GHz, a maximum output power of 9.0 dBm ±1.7 dB

Fig. 16. Photograph of the decapsulated chip on PCB. Bondwires for matching network, supply and ground are indicated in blue, red and black, respectively. White crosses indicate matching network bonds. Low-inductance decoupling capacitors in pink, with two more on the opposite side of the PCB. TF4 and C18 had been removed from this defective PCB and were edited in. Other components are unedited, except for marking.

Fig. 17. Single-sideband test using a 20MHz signal. Uncalibrated IRR at 1.9 GHz (a) and 3.0 GHz (b), IRR versus calibration code at 1.9 GHz (c) and 3.0 GHz (d), indicating the measured points of the search algorithm, and IRR after calibration at 1.9 GHz (e) and 3.0 GHz (f).

Fig. 18. Flowchart for the quadrature imbalance calibration search algorithm.
was realized, demonstrating the performance of the matching network over a full octave. Within this frequency range, the worst-case amplitude mismatch between the four channels is 1.3 dB, at a carrier frequency of 1.74 GHz.

The drain efficiency (DE) of a single RF-DAC, as indicated in Figure 12, over output power has been measured for equal I and Q codes at 1.9 and 3.0 GHz carrier frequencies and is shown in Figure 19b, indicating a maximum DE of 10.6% and 10.5%, respectively.

C. 1024QAM measurements

Single carrier 1024QAM signals are transmitted with signal bandwidths $f_{BW}$ from 20 to 80 MHz without DPD or digital compensation for quadrature imbalance. Tuning the back-bias voltages had no observable effect on ACLR, indicating that linearity is not limited by output conductance linearity, but by another factor, such as the supply impedance. For all following experiments, these back-gate voltages are grounded off-chip. The spectra for the 1024QAM signals are shown in Figure 20a for a 1.9 GHz carrier and Figure 20b for a 3.0 GHz carrier. The corresponding constellations for the 20 MHz 1024QAM signals are indicated in Figure 20c and 20d, respectively. For 160 MHz bandwidth measurements, 8×20 MHz 1024QAM OFDM is used. For a single-carrier signal, the frequency responses of the matching network and channel would need to be flat over the full 160 MHz signal bandwidth to avoid dispersion. In multi-carrier modulation such as OFDM, only the subcarrier bandwidth needs to have a flat response [40]. These OFDM measurements are indicated in Figure 21. This wide signal bandwidth does however result in significant sampling aliases around the 250 MHz sampling frequency offset. This could be improved by e.g. increasing the oversampling rate, using digital interpolation filters [11], [12], or mixed signal finite impulse response filters with upsampling to $4f_c$ [4]. An overview of EVM, ACLR, average output power $P_{avg}$ and average RF-DAC DE $\eta_{avg}$ for these modulated carriers are shown in Table I. All scenarios meet the $-35$ dB EVM requirement for 1024QAM demodulation [9].

D. Temperature stability

The measurements in Table I were conducted at a temperature of 35°C, measured on the top of the QFN package using a thermocouple. This is higher than room temperature as the measurement PCB is placed on top of a power consuming FPGA board. To measure the temperature stability of both the quadrature error compensation and the constant output conductance linearization, the chip was heated to an arbitrary stable temperature using hot air, and the 20 MHz 1024QAM signal at 1.9 GHz was measured again. At a temperature of 88°C, measured on top of the package, and without DTC recalibration, the resulting EVM and ACLR were $-42.6$ and $-47.5$ dB, respectively. This is an EVM degradation of only

<table>
<thead>
<tr>
<th>$f_c$ [GHz]</th>
<th>1.9</th>
<th>3.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f_{BW}$ [MHz]</td>
<td>20</td>
<td>40</td>
</tr>
<tr>
<td>EVM [dB]</td>
<td>-43.3</td>
<td>-41.4</td>
</tr>
<tr>
<td>lower/upper</td>
<td>-47.8</td>
<td>-46.5</td>
</tr>
<tr>
<td>ACLR [dB]</td>
<td>$/-47.7$</td>
<td>$/-46.2$</td>
</tr>
<tr>
<td>$P_{avg}$ [dBm]</td>
<td>3.83</td>
<td>3.87</td>
</tr>
<tr>
<td>$\eta_{avg}$ [%]</td>
<td>5.0</td>
<td>5.0</td>
</tr>
</tbody>
</table>

* ACLR cannot be measured due to aliasing in the adjacent channel.
0.7 dB due to a temperature increase of 53°C. The measured EVM still suffices the −35 dB 1024QAM specification [9]. When temperature variation would result in e.g. ±5% DTC delay variation, this gives a similar time error at the minimum delay of 38 ps (±1.9 ps delay variation) and at maximum delay of 48 ps (±2.4 ps delay variation), with only 26% difference between the best-case and worst-case scenario.

E. MIMO experiments

To evaluate MIMO SCPA performance in a well-controlled RF environment, wired experiments have been conducted for a 3.0 GHz carrier frequency, using the measurement setup in Figure 22. The four RF outputs are captured simultaneously, and the corresponding spatial patterns are generated in MATLAB, assuming isotropic antennas with λ/2 spacing. Matched SMA cables were used between the measurement PCB and the oscilloscope. The mutual coupling matrix $H_M$, including on-chip, packaging, PCB, and measurement setup coupling was characterized. A sine wave at the carrier frequency and maximum amplitude was transmitted in one of the four SCPAs, while the other SCPAs are set to zero amplitude. By measuring the gain and phase of RF1–RF4 at the oscilloscope inputs, the coupling coefficients from the transmitting SCPA to the four oscilloscope inputs can be found. This procedure is repeated for all four SCPAs to find all components of $H_M$.

The precoder weights are compensated with $H^{-1}_M$ to account for this coupling. A broadside beam is measured and is shown in Figure 23a and 23b. The beam pattern in Figure 23b indicates close correspondence with the ideal pattern. A beam directed towards 30° and a null towards −45° is indicated in Figure 23c. Its beam pattern in Figure 23d indicates a null depth of −32 dB. The beam and null directions are swapped in Figure 23f, indicating a null depth of −30 dB in Figure 23f. These 30° and −45° beams are transmitted simultaneously in Figure 23g and 23h using superposition of the two orthogonal beams with > 30 dB isolation. Due to residual crosstalk, the −35 dB EVM requirement for 1024QAM is not met entirely for this multibeam scenario. Smaller 256QAM constellations or increased orthogonality are required. The latter can be achieved e.g. by more accurate characterization of $H_M$ to increase the null depths.

When moving to over-the-air experiments, antenna loss, antenna directivity and coupling between the antennas will be introduced. This coupling can be minimized by careful design for low coupling [41]. As long as the remaining coupling does not result in dominant non-linear behavior, this coupling can be considered to be part of the channel matrix $H_M$ and can be compensated for in the precoder weights.

A comparison to state-of-the-art digital (MIMO) transmitters is given in Table II. This indicates excellent DPD-less EVM, allowing for single-beam 1024QAM. Combined with the wide RF bandwidth, this results in a high data rate of 1.18
A time-skewed reclocking strategy was proposed to relax the timing requirements for the RF-DAC baseband signals, albeit at the cost of required external components. In experiments, the symbol rate is 118 MSps at 10 bits per symbol for 1024QAM. The 3.2% element efficiency is high for a DPD-less 1024QAM transmitter. The bondwires as inductors reduce the chip area per transmitter element.

VIII. CONCLUSION

In MIMO systems with low element transmit power and wide signal bandwidth, the DPD power can exceed the PA power. In this case, high system efficiency can be achieved by using a PA with sufficient linearity, image rejection and ISI performance to meet the required EVM specifications without DPD, even if this comes at the cost of decreased PA DE. SCPAs were shown to be suitable candidates with both high linearity and a reduced number of memory effects. A digital high linearity MIMO transmitter with output conductance linearization was previously proposed in [8], meeting the linearity requirements for 1024QAM. This work adds quadrature imbalance calibration, RF bandwidths up to 160 MHz, a wideband low impedance power supply and MIMO capabilities. This implements a high EVM digital MIMO transmitter which does not require any DPD or digital quadrature compensation.

A four-element MIMO transmitter in 22nm FD-SOI CMOS was demonstrated. A wide passband Chebyshev bandpass filter using bondwires in a QFN package as inductors functions as the matching network, providing a n RF passband of 1.64 GHz to 3.28 GHz. The lack of on-chip inductors decreases chip area, albeit at the cost of required external components. A time-skewed reclocking strategy was proposed to relax the timing requirements for the RF-DAC baseband signals, exploiting the 75% of the carrier period where the digital mixer does not select the respective baseband input.

Quadrature calibration was implemented by adding programmable delay to all clock edges using DTCs. The calibration procedure is simplified to two degrees of freedom by defining and tuning a phase imbalance code and gain imbalance code for optimal IRR. In measurements, this technique improves IRR to >53 dB, allowing for 1024QAM signals without quadrature compensation. Temperature stability of this calibration has been demonstrated by increasing the chip temperature by 53°C, which had an insignificant effect of < 0.7 dB on EVM.

MIMO specific nonlinear effects are discussed, indicating the highly digital nature makes the SCPA robust to crosstalk between the MIMO signal chains, but nonlinear crosstalk can occur via the power supply. Bonding and PCB design and decoupling were optimized for a wideband low-impedance supply network to mitigate this effect.

The combination of linear constant-conductance drivers, quadrature imbalance calibration and a wideband low-impedance power supply allows for DPD-less 1024QAM OFDM up to 160 MHz signal bandwidth. For 20 MHz 1024QAM signal and a 1.9 GHz carrier, the EVM and ACLR are −43.3 dB and −47.7 dB, respectively, at an average output power of 3.8 dBm and DE of 5.0%. For a 3.0 GHz carrier, the EVM and ACLR are −42.7 dB and −48.1 dB, respectively, at an average output power of 2.9 dBm and DE of 3.2%.

Four-element MIMO experiments demonstrate single and multi-beam scenarios with ≤−30 dB crosstalk between the beams, resulting in sufficient EVM for single-beam 1024QAM communication.

IX. ACKNOWLEDGMENT

We would like to thank GlobalFoundries for silicon donation. We would also like to thank Gerard Wienk, who has sadly passed away too soon, for his CAD support, and Olaf Zanen for language related reviewing.

REFERENCES


Joep Zanen (Student Member, IEEE) received the B.Sc. and M.Sc. (cum laude) degrees in electrical engineering from the University of Twente, Enschede, the Netherlands, in 2015 and 2017, respectively, where he is currently pursuing the Ph.D. degree in predistortion-less transmitter design with the Integrated Circuit Design Group. In 2022 he joined ItoM Enschede, the Netherlands, where he is working as an analog and mixed signal IC designer. His current research interests are in the area of high-speed mixed-signal IC design.
Eric Klumperink (IEEE Member ’98, Senior Member ’06, Fellow ’20) was born on April 4th, 1960, in Lichtenvoorde, The Netherlands. He received a B.Sc. degree from HTS, Enschede (1982), worked in industry on digital hardware and software, and then joined the University of Twente, Enschede, in 1984, shifting focus to analog CMOS circuit research. This resulted in several publications and his Ph.D. thesis “Transconductance Based CMOS Circuits: Circuit Generation, Classification and Analysis” (1997). In 1998, Eric started as Assistant Professor at the IC-Design Laboratory in Twente and shifted research focus to RF CMOS circuits during a sabbatical in 2001 at Ruhr Universitaet Bochum, Germany. Since 2006, he is an Associate Professor, teaching Analog & RF IC Electronics and guiding PhD and MSc projects related to RF CMOS circuit design with focus on Software Defined Radio, Cognitive Radio and Beamforming. Eric served as an Associate Editor for the IEEE TCAS-II (2006–2007), IEEE TCAS-I (2008–2009) and the IEEE JSSC (2010–2014), and as member of the technical program committees of conferences ISSCC (2011–2016), RFIC Symposium (2011–2021) and ESSCIRC (2019–). He holds 16 patents, authored and co-authored over 200 internationally refereed journal and conference papers, and was recognized as 20+ ISSCC paper contributor over 1954–2013. He is a co-recipient of the ISSCC 2002 and the ISSCC 2009 “Van Vessem Outstanding Paper Award” and served as IEEE SSC Distinguished Lecturer.

Bram Nauta (Fellow, IEEE) was born in Hengelo, The Netherlands, in 1964. He received the M.Sc. degree (cum laude) in electrical engineering and the Ph.D. degree in analog CMOS filters for very high frequencies from the University of Twente, Enschede, The Netherlands, in 1987 and 1991, respectively.

In 1991, he joined the Mixed-Signal Circuits and Systems Department of Philips Research, Eindhoven, The Netherlands. In 1998, he returned to the University of Twente, where he is currently a Distinguished Professor, heading the Integrated Circuit Design Group. Since 2016, he has been the Chair of the Electrical Engineering Department, University of Twente. His current research interests are high-speed analog CMOS circuits, software-defined radio, cognitive radio, and beamforming.

Dr. Nauta is also a member of the Royal Netherlands Academy of Arts and Sciences (KNAW). He was a co-recipient of the International Solid State Circuits Conference (ISSCC) 2002 and 2009 Van Vessem Outstanding Paper Award. In 2014, he received the Simon Stevin Meester Award (500,000€), the largest Dutch national prize for achievements in technical sciences. He was the 2013 Program Chair of the ISSCC. He has served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II from 1997 to 1999 and the IEEE JOURNAL OF SOLID-STATE CIRCUITS (JSSC) from 2001 to 2006. He has served as the Editor-in-Chief of the IEEE JSSC from 2007 to 2010. He served as the President of the IEEE Solid-State Circuits Society from 2018 to 2019. He was on the Technical Program Committee of the Symposium on VLSI Circuits from 2009 to 2013. He is on the Steering Committee and the Program Committee of the European Solid State Circuit Conference (ESSCIRC). He has served as a Distinguished Lecturer of the IEEE.