On Frequency-Based Interface Circuits for Capacitive MEMS Accelerometers

Zhiliang Qiao 1,*, Boris A. Boom 2, Anne-Johan Annema 1, Remco J. Wiegerink 3 and Bram Nauta 1

1 IC Design Group, Faculty of Electrical Engineering, Mathematics and Computer Science, University of Twente, P.O. Box 217, 7500 AE Enschede, The Netherlands; A.J.Annema@utwente.nl (A.-J.A.); B.Nauta@utwente.nl (B.N.)
2 Nikhef, P.O. Box 41882, 1009 DB Amsterdam, The Netherlands; borisb@nikhef.nl
3 Integrated Devices and Systems Group, Faculty of Electrical Engineering, Mathematics and Computer Science, University of Twente, P.O. Box 217, 7500 AE Enschede, The Netherlands; r.j.wiegerink@utwente.nl
* Correspondence: z.qiao@utwente.nl; Tel.: +31-53-489-5194

Received: 17 August 2018; Accepted: 24 September 2018; Published: 25 September 2018

Abstract: Interface circuits for capacitive MEMS accelerometers are conventionally based on charge-based approaches. A promising alternative to these is provided by frequency-based readout techniques that have some unique advantages as well as a few challenges associated with them. This paper addresses these techniques and presents a derivation of the fundamental resolution limits that are imposed on them by phase noise. Starting with an overview of basic operating principles, associated properties and challenges, the discussions then focus on the fundamental trade-offs between noise, power dissipation and signal bandwidth (BW) for the LC-oscillator-based frequency readout and for the conventional charge-based switched-capacitor (SC) readout. Closed-form analytical formulas are derived to facilitate a fair comparison between the two approaches. Benchmarking results indicate that, with the same bandwidth requirement, charge-based readout circuits are more suitable when optimizing for noise performance, while there is still some room for frequency-based techniques when optimizing for power consumption, especially when flicker phase noise can be mitigated.

Keywords: oscillator; frequency; interface; readout; MEMS; capacitive; accelerometer; noise; power; bandwidth

1. Introduction

MEMS accelerometers have found their way into various applications, ranging from consumer, automotive, industrial to biomedical [1–3]. The alluring prospect of Internet of Things and Services (IoTs) is expected to enable a huge growth of MEMS accelerometer’s applications [3], thereby also requiring more stringent specifications on accuracy, power consumption (P) and bandwidth (BW). Close cooperation and co-optimization between MEMS sensors and interface circuits are always necessary and desired to achieve low-power performance for a specific accuracy and dynamic range.

In general, an accelerometer’s accuracy is limited by both linearity and noise. This results in a dynamic range that is given by the ratio of the smallest detectable signal set by noise, and the largest usable signal set by the system’s linearity, including clipping. Improving the linearity can be achieved in many ways, for example by using force feedback [4], or by postprocessing the data. These measures usually do not dominate the power consumption in high accuracy systems, as is similarly the case in conventional analog circuitry. Therefore, this paper focuses on the lower end of the dynamic range, which is where the noise and bandwidth requirements determine the power consumption.
Among the different kinds of transduction mechanisms, such as piezo-resistive, electromagnetic, thermal, resonant and so on, capacitive MEMS accelerometers have been widely used due to their combined advantages of high-sensitivity, good compatibility with IC technology, low cost, relatively simple structure, high reliability, low temperature sensitivity and low-power potential [1].

The basic architecture of a capacitive accelerometer consists of a proof mass suspended via mechanical springs and capacitors that act as sensor elements. Acceleration induces a displacement $\Delta x$ of the proof mass and thereby yields a capacitance change $\Delta C(\Delta x)$ that can be detected by readout circuits. For these capacitive MEMS accelerometers, the main task of the interface circuits is to measure the capacitance change $\Delta C$ accurately. From a physical point of view, $\Delta C$ can be measured by means of detecting a change of current, voltage, charge or frequency. A good deal of literature has been published on voltage, current and charge-based interface techniques [5–16]. In particular, the switched-capacitor (SC) charge-based method is commonly applied to the capacitive MEMS accelerometers [7–16] and a noise floor as low as $200 \text{ ng}/\sqrt{\text{Hz}}$ is already reported in [16]. Systems using this method typically collect a charge imbalance from a capacitive bridge onto a set of integration capacitors and use a switching scheme to implement correlated double sampling to effectively suppress flicker noise.

Frequency-based interface techniques can be found in a large variety of sensor readout systems, such as microwave chemical sensors [17,18], dielectric spectroscopy [19,20], Wheatstone-bridge resistive sensors [21,22], eddy-current sensors [23], magnetic sensors [24], and so forth. In the context of MEMS accelerometers, frequency-based methods can be realized using either mechanical or electrical resonators. For electrically resonating readout circuitry using capacitive MEMS accelerometers, the information of $\Delta C(x)$ is transformed to a frequency difference ($\Delta f(x)$) by employing oscillators in which a capacitance (partly) sets the oscillation frequency. These types of oscillators include relaxation oscillators, ring oscillators and LC oscillators, etc.

Compared to other approaches, intuitively, continuous-time frequency-based readout circuits (like ring oscillators and LC oscillators) have a number of advantages compared to conventional charge-based SC readout circuitry. Firstly, continuous-time frequency-based readouts avoid noise folding that is associated with SC charge-based readouts, and avoid the necessity of power-hungry high-gain low-noise operational amplifiers in current-based and voltage-based techniques. Consequently, frequency-based readouts may appear to have the potential to achieve low-noise low-power performance. Secondly, frequency-based readouts are less sensitive to MEMS mismatch and circuit offset. Mismatch and offset in SC based readouts can easily overload the amplifiers because of the high gain used to get good resolution. Both usually must be mitigated by non-trivial efforts such as calibration [6], trimming [9], and electrostatic spring constant modulation [14]. In contrast, frequency based readouts will show just a static, possibly large, frequency shift, which does not need to result in overload or clipping. Thirdly, the quasi-digital output and the possibility of using a digital-intensive circuit implementation offer the chance to be compatible with low supply voltages in advanced CMOS technologies.

There are unique properties and challenges for frequency-based sensor readout systems in general. Some of these have been addressed in literature [24–29]. For example, Reference [25] gives a general discussion about time-based circuits. The works in [26–29] mainly focus on the topic of ring-oscillator-based sensor interfaces. However, LC oscillators can typically achieve better performance in terms of the phase noise and jitter for a given power budget [30–33]. Some analysis results about LC-oscillator-based magnetic sensors have been shown in [24].

This paper discusses frequency-based interface circuits using LC oscillators for capacitive MEMS accelerometers. Before going to the detailed analyses, Section 2 presents an overview of basic operating principles, properties and challenges for frequency-based capacitive MEMS accelerometer readout approaches. Next, in order to compare the frequency-based readout to conventional switched-capacitor (SC) charge-based techniques, closed-form analytical formulas including noise, power and BW are derived in Sections 3 and 4. Section 5 provides the comparison results. Finally, the most important findings are summarized in Section 6.
2. Basic Operating Principles, Properties and Challenges of Frequency-Based Interface Circuits

2.1. Sensor-Controlled Oscillators

Electronic oscillators can be built using a number of different approaches [25,31]. Theoretically, replacing any capacitor in electronic oscillators by a capacitance sensor yields a sensor-controlled oscillator whose frequency depends on the sensed signal. Figure 1 shows three main types of these: a relaxation-oscillator type (Figure 1a) [4,34–39], a ring-oscillator type (Figure 1b) [19,26–29] and an LC oscillator type (Figure 1c) [17,18,40,41]. In these, the information measured from the sensors is transformed to frequency and then it is further digitized by simple counters [19,29,34,39,41], time-to-digital converters (TDC) [26,37,38] or by the combination of frequency-to-voltage converters (F2Vs) and normal analog-to-digital converters (ADCs) [17,18,27,28,35,36,40].

In the relaxation-oscillator type of capacitive MEMS readout circuits as shown in Figure 1a, the frequency is related to the charge/discharge current ($I_c$), hysteresis voltages ($V_H$ and $V_L$) and MEMS capacitors ($C_M$) as:

$$f = \frac{I_c}{2(V_H - V_L)C_M}$$

(1)

Similarly, the frequency of ring-oscillator type sensor-controlled oscillators, shown in Figure 1b, can be expressed as:

$$f = \frac{1}{2\pi RC_{load}} \sqrt{1 + \frac{2C_{load}}{C_M}}$$

(2)

where $R$ is the output resistance of the inverters, $C_M$ is the MEMS capacitor and $C_{load}$ is the loading capacitor. When $C_M \gg C_{load}$ or $C_M \ll C_{load}$, its operating principle actually shifts to that of a relaxation oscillator.

In frequency-based MEMS readouts, the signal noise floor is ultimately determined by the phase noise and jitter of the oscillator. An important parameter in any oscillator is its quality factor $Q$, which corresponds to $(2\pi$ times) the ratio of energy stored in the resonator and energy loss per cycle. It appears that the phase noise/jitter performance of oscillators is related to the $Q$ of the oscillator, where a higher $Q$ results in a lower phase noise, at a constant power budget.

As derived in e.g., [30–33], the phase noise/jitter performance of LC oscillators is typically much better than that of relaxation oscillators and ring oscillators, for the same power budget, due to their high $Q$. An in-depth analysis of the power-accuracy-bandwidth trade-offs is shown in Section 3. It follows that, for the same power budget, the LC oscillator outperforms the relaxation oscillator and ring oscillator, for frequency-based MEMS readout. For this reason, the remainder of the discussions on frequency-based MEMS readout techniques assumes LC-type oscillators. See, e.g., Figure 1c for an example. The oscillation frequency for this type of oscillator as function of MEMS capacitance $C_M$ is:

$$f = \frac{1}{2\pi \sqrt{L C_M}}$$

(3)

Assuming $C_M(a_{cc}) = C_0 + C_p \pm \Delta C(a_{cc})$ and $C_0 \gg \Delta C(a_{cc})$ (i.e., for relatively small displacement), where $C_0$ is the static capacitance without input acceleration ($a_{cc}$), $C_p$ is the parasitic capacitance and $\pm \Delta C(a_{cc})$ is the change of capacitance induced by $a_{cc}$, the relationship between $\pm \Delta C(a_{cc})$ and $f$ in first order is:

$$f(a_{cc}) \approx \frac{1}{2\pi \sqrt{L(C_0 + C_p)}} \left[ 1 \pm \frac{1}{2} \frac{\Delta C(a_{cc})}{C_0 + C_p} \right]$$

(4)
2.1.1. MEMS Resonators vs. LC Oscillators

It is instructive to compare electrical LC oscillators to MEMS resonators (see Figure 1d). Mechanical resonators typically can achieve much higher quality factors than electrical LC oscillators. However, the frequency excursions ($\Delta f(a_{cc})$) of a MEMS resonant accelerometer, $\Delta f(a_{cc}) = f_{0,r}\sqrt{1 + \alpha_r \frac{N(a_{cc})L^2}{EI}} - f_{0,r}\sqrt{1 - \alpha_r \frac{N(a_{cc})L^2}{EI}}$, are limited due to the typically small mechanical resonance frequencies, $f_{0,r}$ [42,43]. In this equation, $E$ is Young’s modulus, $I$ is the 2nd moment of area, $L$ is the beam length, $N(a_{cc})$ is the axial force induced by input acceleration $a_{cc}$ on the beam and $\alpha_r$ is a coefficient that depends on the boundary conditions [42,43].

2.1.2. Signal Bandwidth vs. Oscillation Frequency Deviations

The acceleration signal information is translated into a shift in the oscillation frequency. To get this frequency-domain signal into e.g., digital data, some kinds of frequency analysis must be done. Fundamentally, to resolve a frequency difference $\Delta f$, the observation window in the time domain should be of the order of $1/\Delta f$. This means that detecting small frequency excursions requires a relatively long time (see e.g., [44]). This also implies that the mechanical resonator is not suitable to detect signals with a relatively large signal BW at high resolutions (i.e., at also relatively small frequency deviations). In contrast, electrical LC oscillators can operate at much higher (GHz range) oscillating frequencies, and then relatively small frequency excursions—related to the oscillation frequency itself—may still be sufficiently large for high accuracy across a sufficiently large signal BW.
For this reason, the remainder of this paper focuses on electrically resonating frequency-based readout systems.

2.2. Closed-Loop Operations of Sensor-Controlled Oscillators

Apart from open-loop applications of sensor-controlled oscillators, there are also two kinds of closed-loop operations for frequency-based MEMS readout: force balance \([4,35,38]\) and phase-locked loop (PLL) \([17–19,36]\). As shown in Figure 2a for the first option, the output information is converted to force and then fed back to balance the displacement due to input acceleration \((a_{cc})\). Thereby, the linearity of the readout system is now determined by the data-to-force transfer, which is usually more well behaved than the open loop behavior in Equation (4). However, similar to the situation in any closed-loop amplifier \([45]\), the noise requirement for the front-end oscillator is not relaxed, meaning that the power consumption will still be dominated by the readout front-end.

A sensor-controlled oscillator can also be embedded into a PLL, as illustrated in Figure 2b. In this kind of architecture, the output frequency is locked to a multiple of reference frequency \((f_{ref})\) with the help of a varactor (inside OSC), divider \((\div N)\), phase frequency detector (PFD), charge pump (CP) and low-pass loop filter (LF). Accordingly, the sensor information is converted to the control voltage \((V)\) of the oscillator, which is quantized by an ADC. The overall linearity is a mix of the relation from acceleration to frequency of the MEMS-controlled oscillator and of the voltage-to-frequency relation of the voltage-controlled oscillator (VCO). One of the benefits of using PLLs is that temperature-dependent and supply-dependent variations can be mitigated, especially for relaxation and ring oscillators \([36]\). In addition, in some microwave sensing applications, the PLL stabilizes the oscillator frequencies so that the sensor properties may be characterized more precisely \([17–19]\). Note that even though PLLs are considered as the circuit topologies by which the noise from VCOs are high-pass filtered and thereby produce accurate frequency outputs, embedding sensor-controlled oscillators into PLLs results in a readout noise penalty. This is because the transfer function from noise of sensor-controlled oscillators, i.e., noisy frequency to output voltage is not a high-pass filter and the reference frequency does not reduce the in-band noise. Instead, additional noise is introduced from the divider and PFD/CP \([46]\).

In summary, closed-loop operations of frequency-based readout for capacitive MEMS accelerometers may be able to provide some advantages regarding linearity, but do not improve noise performance. Therefore, this paper will only focus on the noise analysis of free-running sensor-controlled oscillating circuits (see Section 3).

---

**Figure 2.** Closed-loop operations of sensor-controlled oscillators: (a) force balance; (b) PLL.
2.3. Other Properties and Challenges of Frequency-Based Techniques

2.3.1. Tolerance to Offset and Mismatch

In conventional high-gain interface circuits, like SC charge sensing amplifiers (CSAs), the amplifier offset and any capacitance mismatches may saturate the output voltages even if the standard remedy techniques [47], such as correlated double sampling (CDS) and chopper stabilization (CHS), are applied. In contrast to this, for frequency-based readouts, offset and mismatch are easily absorbed into a constant frequency offset, which usually is not a problem.

2.3.2. Frequency Pulling Problem

Two sensor-based oscillators may be used in frequency-based readouts. In that case, either one of them behaves as the reference frequency generator or the two work in a "differential" mode if the sensor has differentially changing capacitors. Two free-running oscillators will experience undesirable mutual pulling due to the coupling through the supply, substrate, package and mutual inductance between two oscillator inductors [48,49]. As the basic principle of frequency-based readout is to detect a frequency difference, it might be disastrous for the two oscillators to undergo frequency mutual pulling.

This effect can be mitigated by distancing the two inductors, by designing 8-shaped inductors, by using separate supply regulators [49] or by time-interleaved operation of the two oscillators [24]. In addition, the issue of frequency mutual pulling is significantly alleviated if the difference between the initial oscillating frequencies is sufficiently large [49]. In this regard, a constant frequency offset as discussed above is beneficial.

2.3.3. Proof Mass Connection in Micromechanical LC oscillators

As shown in Figure 3, when the proof mass consists of a conductive material, the proof mass connection is inevitably shared when a capacitive MEMS accelerometer is connected to two cross-coupled LC oscillators. This may induce or enhance frequency pulling (see Section 2.3.2), which can be reduced by electrical isolation. Using a multi-layered technology allows for electrically separating different parts of the proof mass, with the drawback of complicating device fabrication. For example, if the MEMS is fabricated out of a silicon-on-insulator (SOI) wafer and the handle layer is designed as the part of proof-mass, then electrical separation can be achieved by splitting the device layer while keeping the mechanical connection via the handle layer [50,51], illustrated in Figure 4.

![Figure 3. Illustration of proof mass connection in micromechanical LC oscillators.](image-url)
2.3.4. Q Factor Issues for MEMS-Controlled Oscillators

The Q factor of an LC tank is determined by the parasitic resistances of both the inductor and the capacitor. Typically, the parasitic resistance of an electrical inductor is much larger than that of an electrical capacitor. However, due to the usually long and high-resistance connections of MEMS capacitors, their parasitic resistances might be larger than inductors and thus dominate the Q factors in MEMS-controlled oscillators. The detailed effect of Q factor on noise will be discussed in Section 3.2.

3. Noise Analysis of Frequency-Based Interface Circuits

The most important specifications for sensor interface circuits are the power dissipation, the signal BW and the dynamic range (DR). This DR is limited from above by handling capabilities of large signals which may manifest as clipping in readout circuits and/or MEMS sensors. On the other side, the DR is usually limited from below by noise, which sets the signal detection accuracy limit. In this paper, we focus on this noise, together with power dissipation and signal BW. To compare the noise performance of a frequency-based readout method with that of a conventional SC charge-based counterpart, theoretical noise relations are derived below. For the frequency-based readout, the analyses assume two cross-coupled MEMS-controlled LC oscillators that show an opposite frequency deviation for the same acceleration (see Figure 5).

The frequency difference of the two oscillators in Figure 5 is a measure for the MEMS capacitance change ($\pm \Delta C$) even in the presence of mismatches of MEMS static capacitors ($C_1$ and $C_2$), electrical inductors ($L_1$ and $L_2$), parasitic resistances ($R_1$ and $R_2$) and the parasitic capacitances ($C_{p1}$ and $C_{p2}$). All these mismatched parameters can be absorbed in a static mismatch in the oscillators’ initial frequencies ($f_{01}$ and $f_{02}$). Without loss of generality, the architecture of this LC-oscillator-based front-end circuit can be simplified to the system configuration in Figure 6 by assuming the same parameters for the two oscillators except for increased ($C_0 + \Delta C$) and decreased ($C_0 - \Delta C$) MEMS capacitors, and assuming that the loss of the LC-tank is dominated by MEMS series parasitic resistance $R_M$ (see Sections 2.3.4 and 3.2).

From Equation (4), for the configurations in Figures 5 and 6, the frequency difference between the two oscillators due to a change of the MEMS capacitances ($\Delta C$) is:

$$\Delta f \approx \frac{\Delta C}{C_0 + C_p} f_0$$ (6)
in which \( f_0 = \frac{1}{2\pi \sqrt{L(C_0 + C_p)}} \) denotes the initial oscillation frequencies of two oscillators. These initial frequencies for zero external acceleration are assumed to be identical for simplicity reasons only. \( C_0 \) is the static capacitor in the MEMS; \( C_p \) denotes the total parasitic capacitance from both the MEMS and the readout circuit.

**Figure 5.** Simplified principle of an LC-oscillator-based interface circuit for MEMS accelerometers. Due to the change of MEMS capacitances (\( \pm \Delta C \)), \( f_1 \) decreases and \( f_2 \) increases from their initial frequencies \( f_{01} \) and \( f_{02} \), respectively.

\[
\Delta f = \frac{\Delta C}{L} \left( \frac{1}{C_0} + \frac{1}{C_p} \right) \cdot \sigma_f \sqrt{\frac{1}{2} \frac{1}{G_m}}
\]

**Figure 6.** Simplified LC-oscillator-based front-end circuit for noise analysis. Here, \( G_m \) is the transconductance of one of the cross-coupled NMOS transistors in Figure 5.

Defining \( S_{a2C} \) as the sensitivity of acceleration to capacitance conversion (in unit of \( F/g \)) and \( \sigma_f \) as the root-mean-square (RMS) frequency noise, the minimum MEMS acceleration measurement accuracy (\( \sigma_{an} \), in unit of \( g \), \( 1g = 9.8 \text{ m/s}^2 \)) is:

\[
\sigma_{an} = \frac{1}{S_{a2C} f_0} \left( \frac{C_0 + C_p}{f_0} \right) \cdot \sigma_f
\]
In oscillators, the frequency variance $\sigma_{f_n}$ is limited by the phase noise (or jitter) of these oscillators. Since a relatively long-measurement time—compared to the period of a single oscillation—is usually employed in frequency-based readout circuits, $\sigma_{f_n}$ is related to long-time jitter performance. In [24], the relative frequency resolution is written as:

$$\frac{\sigma_{f_n}^2}{f_0^2} = \frac{2\sigma_{j,tot}^2(\Delta t)}{\Delta t^2} = \frac{2\kappa^2}{\Delta t} + 2\zeta^2$$

(8)

where $\Delta t$ is the measurement time and $\sigma_{j,tot}(\Delta t)$ is the total RMS jitter over $\Delta t$: $\sigma_{j,tot}(\Delta t) = \sqrt{\kappa^2\Delta t + \zeta^2\Delta t^2}$. Here, $\kappa$ and $\zeta$ characterize the jitters contributed from white phase noise and flicker phase noise, respectively [24,52]. Note that an extra factor of two is added because two sensing oscillators are used (see Figures 5 and 6).

Thanks to the utilization of sufficiently long measurement time, the jitter contributed from white phase noise can be averaged out and jitter from flicker phase noise dominates the noise floor in frequency-based readouts. Hence, the expression of $\sigma_{f_n}$ can be reduced to:

$$\sigma_{f_n} = \sqrt{2f_0} \cdot \zeta$$

(9)

Combining Equations (7) and (9), the RMS acceleration noise ($\sigma_{a_n}$) of frequency-based readout is linked to the oscillators’ flicker phase noise as:

$$\sigma_{a_n} = \sqrt{2\frac{C_0 + C_p}{S_{2\nu}\nu}} \cdot \zeta$$

(10)

3.1. Estimation of $\zeta$

According to Equation (10), the characterization parameter for the jitter contributed from flicker phase noise, $\zeta$, must be known to be able to make an estimation for the RMS acceleration noise floor $\sigma_{a_n}$. In this section, we will derive an estimate of $\zeta$ in terms of system parameters.

3.1.1. Estimation of $\zeta$ Based on White Phase Noise and Noise Corner Frequency

Equation (8) includes two jitter characterization parameters, $\kappa$ and $\zeta$, which model the white noise and flicker noise contributions to oscillator phase noise, respectively [31,52,53]. White phase noise is relatively well modelled as it is related to thermal noise phenomena. This white noise characterizing parameter $\kappa$ is [52,53]:

$$\kappa = \frac{\Delta f_1}{f_0} 10^{\frac{L(\Delta f_1)}{20}}$$

(11)

where $\Delta f_1$ is the offset frequency from the oscillation frequency ($f_0$) and $L(\Delta f_1)$ (in unit of dBc/Hz) is the white phase noise at $\Delta f_1$. The relation between $\kappa$ and $\zeta$ is [52]:

$$\zeta = \alpha \sqrt{f_c} \kappa$$

(12)

in which $f_c$ is the corner frequency of flicker phase noise and $\alpha$ is a constant factor that can be approximated by 5 [52]. This corner frequency is the frequency offset from the oscillation frequency where the contribution of white noise and flicker noise to the total phase noise is equal. Substituting Equation (11) into (12), $\zeta$ is related to white phase noise as:

$$\zeta = \alpha \sqrt{f_c} \frac{\Delta f_1}{f_0} 10^{\frac{L(\Delta f_1)}{20}}$$

(13)

Now, further estimation of $\zeta$ depends mainly on the white phase noise $L(\Delta f_1)$ and the corner frequency $f_c$. Typically, $f_c$ is determined by transistor technologies and design topologies. Since flicker...
phase noise and white phase noise ($L(\Delta f_1)$) scale together as a function of the oscillators’ power dissipation ($P$), $f_c$ can be assumed to be independent from $L(\Delta f_1)$ and $P$ in a first-order approximation.

3.1.2. Estimation of White Phase Noise Based on Leeson’s Empirical Model

Leeson’s empirical model [54] provides a good approximation for $L(\Delta f_1)$ in the white phase noise region, linking thermal noise, power dissipation and the oscillator’s Q factor:

$$L(\Delta f_1) = 10 \log_{10} \left[ \frac{2Fk_BT}{P_{tank}} \cdot \frac{f_0^2}{4Q^2 \Delta f_1^2} \right]$$

In this relation, $k_B$ is the Boltzmann constant, $T$ is the absolute temperature, $P_{tank}$ is the power consumption of LC tank, $Q$ is the quality factor of the LC tank and $F$ is a noise factor. With $\gamma$, the channel noise coefficient of the MOS transistors used in the oscillator, the minimum for $F$ is [55]:

$$F_{\text{min}} = 1 + \gamma$$

The oscillator power dissipation is related to $P_{tank}$ by the efficiency $\eta_P$ [56,57]:

$$\eta_P = \frac{P_{tank}}{P}$$

Leeson’s model is only valid for high-Q oscillators; we, however, use it as a fair approximation for $Q \geq 1$.

Combining Equations (13)–(16), $\zeta$ can be rewritten into:

$$\zeta = \frac{1}{\sqrt{2}} \cdot \alpha \cdot \sqrt{f_c} \cdot \sqrt{(1 + \gamma) k_B T} \cdot \frac{1}{\sqrt{\eta_P P} Q}$$

Using Equation (17), the effect of Q factors on $\zeta$ is shown in Figure 7, with $\alpha = 5$, $\gamma = \frac{2}{3}$, $k_B = 1.38 \times 10^{-23}$, $T = 300$ and $\eta_P = 2/\pi \approx 0.64$ (for ideal standard class-B oscillators [56,57]). It shows that $\zeta$ significantly increases with decreasing $Q$ at certain $f_c$.

![Figure 7](https://ieeexplore.ieee.org/)

**Figure 7.** Relation between $\zeta$ and $P$ based on Equation (17) for various $\sqrt{f_c}/Q$. For reference, the markers indicate calculated results (Equation (13)) of $\zeta$ based on measured phase-noise and $f_c$ data from 27 JSSC/ISSCC papers about electrical LC oscillators published since 1997 (link: https://ieeexplore.ieee.org/).
3.2. The MEMS Q Factor

As discussed above, the Q factor of the LC tank plays a crucial role in the estimation of $\zeta$ which in turn is crucial for the accuracy limits in frequency-based MEMS readouts. For many MEMS capacitive accelerometers, the Q factor of an LC oscillator including the MEMS capacitance is limited by the Q factor of this MEMS capacitor due to the relatively large series parasitic resistance $R_M$ (Figure 6) rather than being limited by the Q factor of the inductor as in low-GHz electrical oscillator circuits (see also Section 2.3.4). Then, the Q factor can be estimated to be:

$$ Q \approx \frac{1}{2\pi f_0 R_M C_0} $$  

(18)

Substituting Equations (17) and (18) into Equation (10), the RMS acceleration noise ($\sigma_{a_n}$) of frequency-based readout for capacitive MEMS accelerometers is:

$$ \sigma_{a_n} = \frac{C_0 + C_p}{S_{a2C}} \left( \pi C_0 \alpha \sqrt{f_c} \right) \sqrt{4 \left(1 + \gamma\right) k_B T R_M \frac{f_0}{\sqrt{f_0 f_c}}} \ [g] $$  

(19)

3.3. Trade-Offs for $f_0$

As can be seen in Equations (18) and (19), a lower $f_0$ yields a higher Q for LC oscillators where the Q is limited by the capacitor’s series resistance. This lower $f_0$ and hence higher Q yields a lower RMS noise ($\sigma_{a_n}$). However, $f_0$ cannot be chosen arbitrarily low: it is limited from below by requirements on signal BW and Q factor. Equation (6) shows that a lower $f_0$ leads to a smaller frequency deviation $\Delta f$ which requires a longer observation time to detect, thereby possibly compromising the signal BW. The lower limit of $\Delta f$ is hence determined by the highest signal frequency $f_{\text{sig, max}}$:

$$ f_{\text{sig, max}} \leq \frac{1}{r_f} \frac{\sigma_{a_n} S_{a2C}}{f_0} $$  

(20)

Here, $r_f$ denotes a constant factor which requires $r_f \geq 2$ according to Nyquist’s sampling theorem. Therefore, we can assume:

$$ f_{0, \text{lowest}} = r_f \frac{C_0 + C_p}{\sigma_{a_n} S_{a2C}} \cdot f_{\text{sig, max}} $$  

(21)

In Section 3.1.2, we derived Equation (17) that links contributed jitter from flicker phase noise (i.e., $\zeta$) to white phase noise in LC oscillators. As boundary condition, $Q \geq 1$ was assumed. This condition limits the highest $f_0$ to:

$$ f_{0, \text{highest}} = \frac{1}{2\pi R_M C_0} $$  

(22)

Combining Equations (21) and (22) leads to:

$$ r_f \frac{C_0 + C_p}{\sigma_{a_n} S_{a2C}} \cdot f_{\text{sig, max}} \leq f_0 \leq \frac{1}{2\pi R_M C_0} $$  

(23)

3.3.1. Minimum Input-Referenced Acceleration Noise Density

From Equation (23), we get an inequality,

$$ \sigma_{a_n} \geq r_f \frac{C_0 + C_p}{S_{a2C}} 2\pi R_M C_0 f_{\text{sig, max}} \ [g] $$  

(24)
Assuming that $f_{\text{sig,max}} \gg f_{\text{sig,min}}$, the signal BW roughly equals the maximum signal frequency, i.e., $BW \approx f_{\text{sig,max}}$. Then, dividing $\sqrt{BW}$ on both sides, we obtain an inequality in terms of input-referred acceleration noise density ($\bar{\sigma}_{n,f}$):

$$\bar{\sigma}_{n,f} = \frac{\sigma_n}{\sqrt{BW}} \geq \frac{C_0 + C_p}{S_{a2C}} \frac{2\pi R_M C_0 \sqrt{BW}}{r_f} [\text{$\mu$A/$\sqrt{Hz}$}] (25)$$

This shows that $\bar{\sigma}_{n,f}$ cannot be reduced infinitely by purely increasing power in the readout circuits. Instead, it is ultimately limited by the $BW$ requirement and the parameters of MEMS accelerometers, such as sensitivity ($S_{a2C}$), static capacitor ($C_0$), parasitic capacitance ($C_p$) and resistance ($R_M$). Note that the latter determines the Q factor of the oscillator.

### 3.4. Estimation of Input-Referred Acceleration Noise Density

Based on above analysis results, now we can derive the estimation formulas for the input-referred acceleration noise density.

#### 3.4.1. Input-Referred Acceleration Noise Density with Flicker Phase Noise

To estimate the best-case acceleration noise density with flicker phase noise, replacing $f_0$ of Equation (19) by ($f_{0,\text{lowest}}$), assuming $BW \approx f_{\text{sig,max}}$ and rearranging $\sigma_n$, we get:

$$\sigma_n = \frac{C_0 + C_p}{S_{a2C}} \sqrt{\pi C_0} \sqrt{\sigma_a} \sqrt{4 (1 + \gamma) k_B T R_M^2} \frac{\sqrt{r_f BW}}{\sqrt{\eta p M}} [\text{$\mu$A/$\sqrt{Hz}$}] (26)$$

Thus, the input-referred acceleration noise density with flicker phase noise ($\bar{\sigma}_{n,f}$) can be estimated as:

$$\bar{\sigma}_{n,f} = \frac{\sigma_n}{\sqrt{BW}} = \frac{C_0 + C_p}{S_{a2C}} \sqrt{\pi C_0} \sqrt{\sigma_a} \sqrt{4 (1 + \gamma) k_B T R_M^2} \frac{\sqrt{r_f BW}}{\sqrt{\eta p M}} [\text{$\mu$A/$\sqrt{Hz}$}] (27)$$

Note that larger values of the parasitic capacitor ($C_p$) and the resistance ($R_M$) increase the noise density and therefore these must be kept small during the MEMS design phase. Interestingly, it also shows a noise-power relation of $\sigma_n \propto P^{-\frac{1}{2}}$ rather than the customary relation of $\sigma_n \propto P^{-\frac{1}{2}}$ for non-frequency-based readouts. A possible explanation is given as follows. Assuming $f_0$ is fixed and $BW \approx f_{\text{sig,max}}$ in Equations (19) and (20), we find the power dissipation ($P$) can affect RMS noise ($\sigma_n$) directly (Equation (19)) and then affect BW indirectly via $\sigma_n$ (Equation (20)). In other words, the power dissipation closely links to both noise and BW in frequency-based readouts.

As seen from Equation (27), the effect of flicker phase noise on noise density shows up as $\sqrt{\sigma_a f_c}$. This is not surprising. Recall that the relative frequency resolution ($\sigma_\Delta f / f_0^2$) which is related to acceleration noise as discussed before is expressed by white-phase-noise contributed jitter ($\kappa$), flicker-phase-noise contributed jitter ($\zeta$) and measurement time ($\Delta T$) in Equation (8). The corner time ($t_c$) where white-phase-noise contributed jitter equals to flicker-phase-noise contributed jitter, see Figure 8a, can be derived as $t_c = 1 / (\alpha^2 f_c)$ [24,52]. Therefore, it is interesting to see that the effect of flicker phase noise on noise density is actually related to $\sqrt{1/t_c}$. As will be shown in Section 3.4.2, this conclusion is also true in the noise-density relation without flicker phase noise.

#### 3.4.2. Input-Referred Acceleration Noise Density without Flicker Phase Noise

A lot of efforts, such as filtering [58], reduction of current harmonics [59], switching bias [60,61], and so forth have been made to reduce the corner frequency of flicker phase noise in LC oscillators. However, all these techniques require sophisticated analyses and design skills or relatively complicated architectures that might not be suitable for sensor-controlled oscillator applications. Furthermore, system-level ideas, like correlated double counting (CDC) [24] and oscillator-based correlated double
sampling (CDS) [62] are also investigated to address this issue. In general, the efficient suppression of flicker phase noise is still an ongoing and popular research topic.

If we assume the flicker phase noise is somehow completely removed in the oscillators, then ideally the frequency noise floor can decrease along with increasing the measurement time. However, the measurement time will be limited by the BW requirement as explained before. Therefore, as shown in Figure 8b, the corner time can be extended to $t_{nf}$:

$$t_{nf} = \frac{1}{f_j BW}$$  \hspace{1cm} (28)

Performing the similar derivations to Equation (27) while using $\sigma^2_{fn}/f_0^2 = 2\kappa^2/t_{nf}$ (see Equation (8)), input-referred acceleration noise density without flicker phase noise is modified as:

$$\sigma_{a,n,f}^2 = \frac{C_0 + C_p}{S_{\delta 2C}} \sqrt{\frac{\pi C_0}{C}} \left( \frac{1}{t_{nf}} \right)^{\frac{1}{2}} \frac{\sqrt{4 (1 + \gamma) k_B T R^2 M}}{\sqrt{\eta P \eta P}} \left[ g / \sqrt{Hz} \right]$$  \hspace{1cm} (29)

In fact, this is the ultimate minimum noise density that can be achieved from frequency-based readouts for capacitive MEMS accelerometers.

![Figure 8](image)

**Figure 8.** (a) averaging and flattening characteristic of frequency resolution ($\sigma^2_{fn}/f_0^2$) with an increase of measurement time $\Delta t$, where the corner time $t_c$ is $1/\alpha f_c$ [24,52]; (b) the corner time is extended to $t_{nf}$ without flicker phase noise.

4. Noise Analysis of Conventional SC Charge-Based Interface Circuits

Interface circuits for capacitive MEMS accelerometers conventionally use charge-based approaches. Force feedback is often used to improve linearity and dynamic range, but this does not relax the noise requirements on the front-end amplifier, which as a result typically dominates the power consumption. The following analysis therefore only considers a single-ended front-end amplifier as shown in a simplified schematic in Figure 9, and neglects any power consumption related to other parts of the system, including digitization. Considering CDS and/or chopping techniques are usually employed to effectively reduce $1/f$ noise [47], only thermal noise is analyzed here, originating from the amplifier itself ($V_{n,amp}^2$) and the parasitic resistance at the input ($V_{n,R}^2$). This is different from the oscillator-based readout case where flicker noise cannot be effectively reduced at present.

Under the assumption that a virtual ground is formed at the amplifier’s inverting input node, the input acceleration (at frequencies below the mechanical resonant frequency) is calculated from the output voltage as:

$$\Delta a_Q = \frac{C_f}{S_{\delta 2C} V_{out}^2}$$  \hspace{1cm} (30)
Here, $S_{a2C}$ is the sensitivity of acceleration to capacitor conversion (in unit of $F/g$), $C_f$ is the feedback capacitor and $V_s$ is the magnitude of the readout driving voltages.

\[
V_{n,\text{out}} = 2 \left( \frac{2C_0 + C_p}{C_f} \right)^2 4k_B T R_M + \frac{2C_0 + C_p + C_f}{C_f} \frac{4k_B T \gamma \eta_{\text{amp}} \nu_m}{8 m} \sqrt{\frac{\pi B_{\text{amp},c} f_s}{\nu_s}} \left[ V/\sqrt{Hz} \right] \quad (31)
\]

where the denotations of $C_0$, $C_p$, $k_B$, $T$, $R_M$ and $\gamma$ are the same as for their frequency-based counterparts. Moreover, $\eta_{\text{amp}}$ accounts for the total noise contribution of all the transistors: this depends on the topology and bias conditions of the operational amplifiers. The $\nu_m$ is the transconductance of input transistors. Additionally, the closed-loop bandwidth of the amplifier and the sampling frequency are indicated as $B_{\text{amp},c}$ and $f_s$, respectively. Finally, a factor of 2 comes from the fact that differential $(\times \sqrt{2})$ instead of single-ended circuits are normally used together with the noise doubling $(\times \sqrt{2})$ due to CDS technique in practical designs.

The power consumption ($P$) of this amplifier, with $\pm V_s$ supplies (assuming the same as MEMS driving voltages) can be estimated as:

\[
P = 2V_s \frac{2I_D}{\nu_m} g_m m_P
\]
\[
= 2V_s \frac{V_{ov}}{\nu_m} g_m m_P \quad (32)
\]

Here, $\nu_m/I_D = 2/V_{ov}$ for saturated MOS transistors is used. In this, $V_{ov}$ represents the overdrive voltage of the input transistors and $I_D$ is the biasing current for one of them, i.e., the total biasing current for the input differential pair is $2I_D$. Again, a factor $m_P$ accounts for additional power dissipated in other transistors apart from the input pair.

Combining Equations (30)–(32) and rearranging them, the input-referred acceleration noise density ($a_{n,Q}$) is obtained as:

\[
a_{n,Q} = \frac{1}{S_{a2C}} \left( (2C_0 + C_p)^2 4k_B T R_M \frac{8k_B T \gamma \eta_{\text{amp}} V_{ov} m_P}{V_s P} \sqrt{\frac{\pi B_{\text{amp},c} f_s}{V_s \nu_s}} [g/\sqrt{Hz}] \right) \quad (33)
\]
As a design parameter of amplifier, the \( BW_{\text{amp,cl}} \) is:

\[
BW_{\text{amp,cl}} = \beta \frac{g_m}{2\pi C_{L,\text{eff}}} = \frac{\beta}{4\pi V_s V_{ov} m_p C_{L,\text{eff}}}
\]  

where \( \beta \) is the feedback factor, \( g_m \) is from Equation (32) and \( C_{L,\text{eff}} \) is the total effective capacitive load. Settling requirements sets a boundary condition on the amplifiers’ BW as:

\[
e^{-\frac{2\pi BW_{\text{amp,cl}}}{n f_s}} < \frac{1}{2N_q+1}  
\]

under the assumption that the settling error must be less than half an LSB (\( N_q \)-bit resolution). Here, \( n \) accounts for the fraction of the sampling periods is used for charge transfer. Equivalently, the bandwidth ratio \( r_{BW} \) for acceptable settling error can be defined as:

\[
r_{BW} = \frac{BW_{\text{amp,cl}}}{f_s} > \frac{n}{2\pi} (N_q + 1) \ln(2)  
\]

Substituting Equation (36) into (33), the input referred acceleration noise density \( \bar{a}_{n,Q} \) is finally given by:

\[
\bar{a}_{n,Q} = \frac{1}{S_{a2C}} \sqrt{(2C_0 + C_p) \frac{4k_B T R_M}{V_s^2} + (2C_0 + C_p + C_f)^2 \frac{8k_B T \eta_{\text{amp}} V_{ov} m_p}{V_i P} \sqrt{\pi r_{BW}} \left[ g / \sqrt{Hz} \right]}  
\]

Equation (37) shows that the thermal noise contributed from \( R_M \) can only be minimized by proper design of the MEMS and increasing readout driving voltage \( V_s \). Ways to improve the MEMS include minimizing sensing and parasitic capacitors and increasing the sensitivity. The driving voltage \( V_s \) is usually limited by CMOS technology or mechanical stiffness. The noise contributed by \( R_M \) may dominate the noise floor in ultra-sensitive interface circuits if \( R_M \) is relatively large.

Moreover, the thermal noise contributed from the amplifier can be reduced by increasing power while keeping properties such as sampling frequency \( (f_s) \), bandwidth \( BW_{\text{amp,cl}} \), voltage gain and more. This can most easily be done by impedance level scaling [63] for which all (trans) conductances are scaled inversely proportional to the power level, and where (trans) capacitances are scaled proportionally to the power dissipation level. With impedance scaling, noise and mismatches are decreased at the cost of power dissipation. This is in line with practical experience that noise of SC circuits is essentially proportional to \( k_B T / C_{L,\text{eff}} \).

5. Performance Comparison

The fundamental trade-offs between noise, power and BW for frequency-based and charge-based techniques are summarized in Equations (25), (27) and (37). To see how these trade-offs compare between the two different readout techniques, we use the typical parameter values in Table 1 referring to a specific capacitive sensor design [51]. Since the derived equations are fully parametric, designers can easily obtain similar trade-offs for their own sensor designs, by using a different set of parameters and checking them against the assumptions made when deriving the relations in Sections 3 and 4. We don’t compare the readout techniques regarding linearity and dynamic range. Those parameters can be made independent of the readout front-end by using a force feedback configuration, while the power consumption then still is dominated by the front-end noise requirement.

Figure 10 shows the power dissipation versus acceleration noise density for frequency-based and charge-based readout techniques with \( BW = 100 \text{ Hz} \), \( f_s = 1 \text{ MHz} \) and a MEMS series parasitic resistance \( R_M \) of 1 \( \Omega \), 10 \( \Omega \), 100 \( \Omega \), respectively. Stemming from the noise-power relation
of $\sigma_{an} \propto P^{-\frac{1}{4}}$ in frequency-based methods (see Equation (27)) rather than relation of $\sigma_{an} \propto P^{-\frac{1}{2}}$ in its charge-based counterpart (see Equation (37)), the power dissipation of frequency-based readouts in medium/relatively high noise density regions drop faster than that of charge-based techniques. This means that, with the same BW requirement, charge-based readout techniques are more suitable for low-noise requirements while oscillator-based approaches could be a more power-efficient solution when noise requirements are relaxed. The break-even points for these two readout principles vary with the MEMS capacitance series resistance $R_M$.

Table 1. The parameters used for numerical comparison.

<table>
<thead>
<tr>
<th>$C_0$</th>
<th>$C_p$</th>
<th>$S_{a2c}$</th>
<th>$R_M$</th>
<th>$f_r$</th>
<th>$\alpha$</th>
<th>$f_c$</th>
<th>$\eta_p$</th>
<th>$\gamma$</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 pF</td>
<td>16 pF</td>
<td>10 pF/g</td>
<td>10 $\Omega$</td>
<td>2</td>
<td>5</td>
<td>1 MHz</td>
<td>0.64</td>
<td>2/3</td>
</tr>
<tr>
<td>$C_f$</td>
<td>$V_a$</td>
<td>$V_{ov}$</td>
<td>$\eta_{amp}$</td>
<td>$m_p$</td>
<td>$k_B$</td>
<td>$T$</td>
<td>$r_{BW}$</td>
<td>$BW$</td>
</tr>
<tr>
<td>1 pF</td>
<td>3.5 V</td>
<td>0.1 V</td>
<td>1.5</td>
<td>1.5</td>
<td>$1.38 \times 10^{-23}$</td>
<td>300 K</td>
<td>4</td>
<td>100 Hz</td>
</tr>
</tbody>
</table>

In addition, as shown in Figure 10, the $R_M$-contributed thermal noise leads to the noise-density “walls” in charge-based readouts (Equation (37)). This is different for frequency-based readouts, where the $R_M$ and $BW$ together (see Equation (25)) set the “walls”. According to Equations (25) and (37), these “walls” can only be pushed towards the left (i.e., towards smaller noise density) by proper MEMS designs and increasing readout driving voltages in charge-based readouts (see Section 4), or by proper MEMS designs and narrowing $BW$ in frequency-based readouts (see Section 3.3.1).

Figure 10. Power dissipation of readout circuits vs. acceleration noise density for charge-based and frequency-based ($f$) readout techniques with $BW = 100$ Hz, $f_c = 1$ MHz and $R_M$ of 1 $\Omega$, 10 $\Omega$, 100 $\Omega$, respectively.
Note that the power-noise curve of frequency-based readout technique will significantly shift down when flicker phase noise is completely removed, as illustrated in Figure 11. However, suppression of flicker phase noise in oscillators is not a trivial challenge: there is no highly effective reduction technique to date.

![Power-noise curve](image)

**Figure 11.** The power-noise curve of frequency-based readout significantly shifts down without flicker phase noise in oscillators. However, there are no techniques to actually accomplish this in real oscillators to date.

### 6. Conclusions

This paper focuses on frequency-based readout circuits for capacitive MEMS accelerometers. Fundamental limits were analyzed to show that high-Q oscillators and sufficient oscillating frequencies are beneficial to get high readout accuracy across a specific signal bandwidth, consuming relatively low power. Because of this, MEMS-controlled LC oscillators are most likely the best candidates for frequency-based readout systems. With respect to performance, flicker (phase) noise is shown to be the main bottleneck.

For benchmarking purposes against conventional switched-capacitor charged-based capacitive MEMS accelerometer readouts, closed-form relations including power, noise, and signal bandwidth were derived, for both the frequency-based and the charge-based readout techniques. Metrics for linearity and dynamic range were not included because they can be made independent from the employed readout technique and do not dominate the power consumption. From this, it appears that, with the same bandwidth requirement, charge-based readout circuits are more suitable when optimizing for noise performance, while there is still some room for frequency-based techniques when optimizing for power consumption, especially when flicker noise can be mitigated.
**Author Contributions:** Z.Q. made the majority of contributions to this paper. B.A.B. and A.-J.A. provided many ideas to the theoretical analysis and gave detailed comments that improved this paper a lot. R.J.W. and B.N. supervised in discussions, participated in discussions and polished the paper.

**Funding:** This research was funded by the Netherlands Organisation for Scientific Research (NWO) (project 13338).

**Acknowledgments:** The authors would like to thank A.B., D.G., M.S. and N.A.v.B. from Nikhef, the Netherlands for helpful discussions and suggestions. The authors are also thankful to R.E.S. for phase noise/jitter discussions.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**


56. Fanori, L.; Andreani, P. Highly Efficient Class-C CMOS VCOs, Including a Comparison With Class-B VCOs. IEEE J. Solid-State Circuits 2013, 48, 1730–1740. [CrossRef]


© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).