Improved Device Performance by Multistep or Carbon Co-Implants

Reinoud Liefting, Rutger C. M. Wijburg, Jonathan S. Custer, Hans Wallinga, Member, IEEE, and Frans W. Saris

Abstract—High-energy ion implantation is used for forming the collector in vertical bipolar transistors in a BiCMOS process. Secondary defects, remaining after annealing the implant damage, give rise to an increased leakage current and to collector-emitter shorts. These shorts reduce the transistor yield. The use of multiple step implants or the introduction of a C gettering layer are demonstrated to avoid dislocation formation. Experimental results show that these schemes subsequently lower the leakage current and dramatically increase device yield. The presence of C can cause increased collector/substrate leakage, indicating that the C profile needs to be optimized with respect to the doping profiles.

I. INTRODUCTION

HIGH-energy ion implantation is a convenient processing step that offers a high degree of reproducibility. Moreover it enables formation of retrograde n- or p-wells after the high temperature field oxidation step [1], [2]. After the LOCOS step is done, the tub can be implanted in a self-aligned way, which makes the need for area-consuming stopper implants superfluous. Due to a reduced lateral diffusion of the dopants, high-energy ion implantation results in an increased packing density compared with processes using conventional buried layers [3].

Numerous technologies and devices have been realized using high-energy ion implantation. In CMOS processes, the high-energy implanted retrograde well offers a reduced susceptibility to latch-up [4]. In bipolar technology, it can be used to fabricate a pedestal collector to improve the frequency behavior [5] or to simplify processing [3], [6]. Other applications of high-energy ion implantation include the realization of vertically integrated DRAM cells [7] or very fast EEPROM cells using a buried injector [8].

One of the critical problems with high-energy implants is the formation of dislocations during annealing [6], [9], [10]. These dislocations form only if a critical amount of implant damage has been exceeded [11]. This issue applies particularly to the fabrication of collector regions, because the implanted dose must be sufficiently high to obtain a low collector resistance, which gives rise to high damage levels. If the dislocations intersect a junction, an increased leakage current can result. Furthermore, when both the collector/base and the emitter/base junctions are connected via a dislocation, collector-emitter (c-e) shorts may arise by enhanced diffusion of (emitter) dopants along the dislocations (Fig. 1(a)). This results in a parasitic resistance behavior in the transistor characteristics, as is shown in the Gummel plot of Fig. 1(b). In general, these c-e shorts are an important yield problem in bipolar device manufacturing. Although some improvement has been reported by performing extended anneal treatments [6], no structural solution for this problem has been found until now.

Dislocations are not observed if a subcritical amount of damage is generated by a low dose (1 \times 10^{13} P/cm^2) collector implant [11] and no yield problems result [12]. However, a P dose of \( \sim 4 \times 10^{13}/cm^2 \) is needed for an acceptable collector resistance [3], but this dose gives rise to dislocation formation [11] and, subsequently, c-e shorts [12]. In this paper, two
methods are applied to prevent dislocation formation for the higher P dose. The principle of the two methods is explained in the following. In the first method, an implant is performed in multiple steps. Fig. 2 shows that annealing a $1.1 \times 10^{14}/\text{cm}^2$ 1 MeV P implant gives rise to dislocation formation with a density of $\sim 5 \times 10^8/\text{cm}^2$. However, if this implant is performed in four steps of $2.8 \times 10^{13}/\text{cm}^2$, where each step generates a sub-critical amount of damage and is followed by a 900°C, 15 min anneal, no dislocations are observed [11, 13, 14].

In the second method, C is implanted in the damage region. To demonstrate this method, Fig. 3 shows that annealing a $1 \times 10^{14}/\text{cm}^2$ 725 keV B single implant results in the formation of dislocations, while these dislocations are avoided if a $5 \times 10^{14}/\text{cm}^2$ 800 keV C implant is also performed. It is thought that C acts as a sink for Si interstitials, thereby avoiding these interstitials to agglomerate and form dislocations [15–17]. This principle has also been shown for the combined 1.5 MeV P and 1.15 MeV C implants used in this work [15].

This paper describes how these two methods are used to avoid dislocation formation for the 4 $\times 10^{13} P/\text{cm}^2$ 1.5 MeV collector implant in a BiCMOS process. For the multiple step sequence, $2 \times (2 \times 10^{13} P/\text{cm}^2)$ is implanted, and for the introduction of a C layer, $\sim 1.15 \text{ MeV} C$ is implanted to doses of 2 and $5 \times 10^{14}/\text{cm}^2$. Electrical measurements on bipolar devices in which the two methods for avoiding dislocation formation have been applied, are presented.

II. SAMPLE PREPARATION

For the full BiCMOS device fabrication, three wafers (3-in, 20 mOhm, p-type) with a 4 μm thick epitaxial layer (10 Ωcm, p-type) were used. Fig. 4 summarizes process conditions. After growing the field oxide, the tubs for the CMOS devices were implanted. The collector and base of the bipolar devices were formed after fabrication of the CMOS gates. The base was implanted with $1 \times 10^{13}/\text{cm}^2$ 40 keV B. The collector implant, $4 \times 10^{13}/\text{cm}^2$ 1.5 MeV P, was done aligned to the 0.6 μm LOCOS oxide, while the LOCOS was covered with a resist layer. The collector of wafer 1 was implanted in two steps of $2 \times 10^{13} P/\text{cm}^2$, with each step followed by a 900°C anneal for 15 min in N$_2$-ambient. For wafers 2 and 3, after a single $4 \times 10^{13} P/\text{cm}^2$ implant, parts of the wafers were co-implanted with 1.15 MeV C to doses of 2 and $5 \times 10^{14}/\text{cm}^2$, respectively. These wafers were subsequently annealed at 900°C for 15 min in N$_2$-ambient. Table I specifies the collector implant procedures for the three wafers. After annealing, the emitter window was opened in the 25 nm thick screening oxide and a polysilicon emitter was made.

The transistor doping profile co-implanted with $2 \times 10^{14} C/\text{cm}^2$, as simulated with SUPREM III, is presented in Fig. 5. The measured projected range of the C implant is...
TABLE I
IMPLANTS FOR COLLECTOR REGION

<table>
<thead>
<tr>
<th>Wafer 1</th>
<th>Wafer 2</th>
<th>Wafer 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>collector implant</td>
<td>$2 \times (2 \times 10^{13} P/cm^2)$</td>
<td>$4 \times 10^{13} P/cm^2$</td>
</tr>
<tr>
<td>Carbon co-implant (part of the wafer)</td>
<td></td>
<td>$2 \times 10^{14} C/cm^2$</td>
</tr>
<tr>
<td>anneal</td>
<td>$2 \times (900^\circ C/15$ min)</td>
<td>$900^\circ C/15$ min</td>
</tr>
</tbody>
</table>

Fig. 5. Doping profile (drawn line) of bipolar transistor co-implanted with $2 \times 10^{14} C/cm^2$ (broken line), as simulated with SUPREM III.

0.2 μm deeper than the $P$ implant, which has been shown to be most effective for suppression of dislocation formation for the 1.5 MeV $P$ implant [15].

III. ELECTRICAL MEASUREMENTS

Bipolar device measurements were performed on transistors of wafers 2 and 3 which were made by the standard process (no $C$ implanted). Some of the Gummel plots for these “standard” transistors showed excessive collector current densities at low base-emitter voltages (Fig. 6). This is attributed to the presence of $c-e$ shorts. The yield of these standard transistors as a function of emitter area is presented in Fig. 7. For cells with an emitter area of $10^4 \mu m^2$, 65% of the emitters are shorted, decreasing to 20% for an area of $1200 \mu m^2$. The larger the area, the higher the probability that at least one dislocation crosses both the base/emitter and collector/base junction. In a first order approximation, the yield is an exponential function of the emitter area, with a “fatal” defect density per unit area of $1.25 \times 10^4/cm^2$ [18]. This density of defects is in agreement with results found earlier for MeV implanted collector regions, where the dislocation density near the surface was investigated with a Secco-type defect etch [6], [9]. Hence, the $c-e$ shorts are likely caused by dislocations running from the collector to the surface region. However, the “fatal” defect density of $1.25 \times 10^4/cm^2$ is more than four orders of magnitude smaller than dislocation densities observed for medium dose MeV $P$ implants (see, e.g., Fig. 2). Hence, only one out of $10^4$ dislocations is fatal, in agreement with results obtained for keV-implanted bipolar transistors [19].

Electrical measurements were also performed on transistors with two-step implanted collectors and on transistors with $C$ co-implanted collectors. The yield of these transistors as a function of emitter area is presented in Fig. 7. For the multistep implants, only 3% of the transistors with large emitter areas showed the presence of shorts. The smallest emitters (1200 μm²) exhibited no shorts at all. Thus an enormous improvement in yield is obtained compared to the results for the standard bipolar transistors. For the collectors co-implanted with $C$, the results were even better. There, none of the transistors showed the excess collector current behavior, independent of emitter area or $C$-dose (Fig. 7). A typical example of a Gummel plot, where shorts were avoided by either the two-step implant or the $C$ co-implant, is presented in Fig. 8. The transistor exhibited good characteristics over more than eight decades with a common emitter current gain ($h_{fe}$) of $\approx 80$.

In addition to fatal shorts, dislocations can also affect junction characteristics such as leakage currents. An ideal defect-free diode has reverse $I-V$ characteristics which can be fitted with a power law $I \propto V^n$ with $n \approx 0.5$ [18]-[20]. For
LIEFTING et al.: IMPROVED DEVICE PERFORMANCE BY CO-IMPLANTS

![Fig. 8. Gummel plot of transistors with two-step implanted or C co-implanted collector (10^3 µm^2 emitter).](image)

The I–V characteristics of the standard separate collector/base diodes (no emitter formed), n was ~1.9 for lower and ~4.2 for higher voltages (Fig. 9). This is normally observed for junctions containing dislocations [19]–[21]. (The dislocations in the depletion region establish efficient breakdown regions, which give rise to the higher voltage dependence [19].) In contrast, for both the two-step and C co-implanted diodes, the leakage current densities are one order of magnitude lower at 5 V reverse bias. However, n is only ~0.7 even for lower voltages, indicating an improved, but still not ideal leakage behavior. There are several possible explanations for this non-ideal behavior, including Zener breakdown [19]. In addition, the two-step implanted diodes have undergone an additional mask/implant/anneal sequence, which could adversely affect device performance.

Although the reverse I–V characteristics of the collector/base junction in the C co-implanted transistors are acceptable, it is known that C-related defects can lead to increased leakage currents [22]. Because the C-profile overlaps the P implant, there will be C-related defects in the collector region, primarily near the collector/substrate junction, see Fig. 4. This may influence the collector sheet resistivity and the leakage currents of the collector/base as well as the collector/substrate junction. The sheet resistivity of the standard collector is 356 Ω/□, while higher values of 544 and 630 Ω/□ are measured for the 2 and 5×10^{14}/cm^2 C implanted structures, respectively. The C-related defects probably lower the mobility of the carriers, increasing the resistivity of the collector. No changes in sheet resistivity of the base were observed.

The C-related defects may also introduce states in the bandgap which enhance carrier generation/recombination. The position of these states can be determined by temperature dependent leakage current measurements [22], shown in Fig. 10 for C implanted diodes. The leakage in the C-implanted collector/base junctions increases with temperature and can be fitted with an activation energy between 0.55 and 0.60 eV for both C doses. This activation energy indicates that deep traps in the depletion region are generated by the implants. Such deep traps have been observed for MeV C implanted silicon [22], although activation energies of ~0.6 eV also have been found for junctions containing dislocations [19]. The lowest leakage is observed for the highest C dose, which is attributed to the stronger gettering of point defects and impurities from the depletion region. The leakage current density at 25°C is only ~10 nA/cm^2, which is a good result.

Fig. 11 shows the temperature dependent leakage current density of the collector/substrate junction for C implanted diodes. The current density here is on the order of 100 mA/cm^2, seven orders of magnitude higher than for the collector/base junction. This is attributed to the high concentration of C-related defects positioned near the collector/substrate junction. A small decrease in leakage current density for increasing measuring temperature is observed, see also Wang et al. [23].

IV. DISCUSSION AND CONCLUSIONS

High-energy ion implantation was used for creating the collector in vertical bipolar transistors, but dislocations formed during annealing and severely influenced device performance.
The collector/base junction showed an increase in leakage current when the junction was intersected by dislocations. If the base/emitter and collector/base junctions were intersected, c- c shorts arose probably as a result of enhanced diffusion of the emitter dopant along a dislocation. These shorts reduced the yield of transistors with a $10^4 \mu m^2$ emitter area to less than 35%. For thinner base widths than used in this work, the number of dislocations in standard devices which would run from the emitter to the collector should increase, causing an even lower yield. Therefore, dislocation engineering by multistep or C co-implants would be even more important.

Two methods were applied in this paper to suppress dislocation formation for the collector implant. In the first scheme, the collector was formed in two implant and anneal steps, and in the second scheme, extra carbon to doses of 2 and $5 \times 10^{14}/cm^2$ was implanted in the collector region prior to annealing. For both methods, dislocation formation was avoided and the leakage current in the collector/base junction decreased. Also, for the transistors with two-step implanted collectors, only one out of 30 transistors showed an excessive collector current at low base-emitter voltage. For the C co-implanted collectors, none of the transistors were shorted. However, for the C implanted junctions, C-related defects introduced deep traps in the bandgap which gave rise to an increase in leakage current especially at the collector/substrate junction, because the concentration of defects is highest near this junction.

The optimum collector dose is $\sim 4 \times 10^{13}/P/cm^2$ [3]. For the multistep method, only two-steps are needed in total for implanting this dose. This means that only one additional series of masking/implant/anneal steps has to be performed. The extra masking step is necessary since the LOCOS oxide is not thick enough to stop the P ions. If doses much higher than $4 \times 10^{13}/P/cm^2$ are required, the multi step procedure would involve too many extra implant and anneal steps.

Dislocation formation for P doses as high as $1 \times 10^{15}/cm^2$ can be avoided by co-implanting C [15]. In this case, only one extra implant step has to be carried out. The C layer is known to efficiently getter point defects and metallic impurities from the near surface region, thereby improving the quality of the active regions of the device [17], [22]-[25]. However, the C-related defects should not influence the leakage of either of the junctions too much. This may be reached by lowering the C dose to the minimum value needed for suppressing dislocation formation for the P implant. Also, the C can be implanted at a somewhat lower energy such that it is positioned in between the collector/base and the collector/substrate junctions, or at a much higher energy so that it is below the collector/substrate junction. However, it should be investigated if dislocation formation is then still avoided.

ACKNOWLEDGMENT

The authors wish to thank G. Boom for processing the devices and K. Lippe for helping with the electrical characterization.

REFERENCES

Reinoud Liefting received the M.S. degree in electrical engineering from the University of Twente, Enschede, The Netherlands, in 1988. After this he joined the IC-technology and Electronics Group of the University of Twente and was on detachment with the new materials group of the laboratory of Atomic and Molecular Physics (AMOLF), Amsterdam, The Netherlands. From 1988 to 1992, he was engaged in the engineering of damage in ion implanted silicon. He received the Ph.D. degree on this subject at the University of Twente in 1992. He is presently working in the field of telematics at the Telematics Research Centre in Enschede.

Rutger C. Wijburg was born in Nijmegen, The Netherlands in 1962. He received the M.S. and Ph.D. degrees in electrical engineering from the University of Twente in 1986 and 1990, respectively. He joined the MESA Research Institute in 1990. He worked on BICMOS using high-energy ion implantation and the integration of sensors and actuators. In 1992 he joined the development group of MOSIS, Philips Semiconductors, Nijmegen.

Jonathan S. Custer received the B.S.E. degree in electrical engineering from Princeton University in 1984, and the Ph.D. degree in materials science and engineering from Cornell University, Ithaca, NY in 1990. Since 1990 he has been working in a post-Doctoral position at the FOM Institute for Atomic and Molecular Physics. Some of his areas of interest include dislocation engineering, mechanisms of epitaxial recrystallization of Si, optical doping of Si, and iron nitride phase formation.

Hans Wallinga (M'81) received the M.Sc. degree in physics from the State University of Utrecht, The Netherlands, and the Ph.D. degree in technical sciences from the University of Twente, Enschede, The Netherlands. He joined the University of Twente in 1967, where he initially was involved in device physics and device characterization of MOST devices and CCD’s. His research activities gradually also included the design and testing of sampled data, adaptive signal processing, and analog neural network circuits. He is Professor in semiconductor devices and heading the subdepartment on IC-technology and Electronics in the Department of Electrical Engineering, University of Twente. He is also scientific manager of the Integrated Circuit Electronics group of the MESA Research Institute.

Frans W. Saris received the Ph.D. from the University of Leiden and has research interests in the fields of surface physics and materials science, which he also teaches as an adjunct professor at University of Utrecht. He is director of the FOM Institute for Atomic and Molecular Physics, a Dutch national research facility and graduate school, located in Amsterdam. He is editor of Materials Science Reports, Journal of Applied Physics, Applied Physics Letters; and a member of the board of International.


He is presently working in the field of telematics at the Telematics Research Centre in Enschede.

He received the M.S. degree in electrical engineering from Princeton University in 1984, and the Ph.D. degree in materials science and engineering from Cornell University, Ithaca, NY in 1990. Since 1990 he has been working in a post-Doctoral position at the FOM Institute for Atomic and Molecular Physics. Some of his areas of interest include dislocation engineering, mechanisms of epitaxial recrystallization of Si, optical doping of Si, and iron nitride phase formation.