

VLSI Reliability in Europe

JAN F. VERWEIJ

Invited Paper

A few points will be highlighted on the issue of VLSI reliability in Europe. First, there is a brief description of organizations involved in stimulating the activities on reliability by exchange of information (e.g., conferences) or setting up research programs (e.g., the well-known ESPRIT program). Within ESPRIT, a technical interest group on IC reliability for formulating particular needs and necessary improvements in education and research was formed. The first outcome was an annual European conference on reliability, the ESREF, the first of which was held in Bari in 1990. In addition to ESPRIT research projects, there are special (smaller) projects on reliability subjects. Two examples will be given and treated in more detail, namely, those on plastic-encapsulation and electro-static discharge.

Then some achievements in the area of firstly, oxide breakdown and secondly, plastic encapsulated IC's in temperature cycling are presented. Finally, a few opinions are given on new trends in reliability engineering, including reliability circuit simulation, if not already covered in the items mentioned above.

I. INTRODUCTION

In this paper my personal view on this topic of VLSI reliability in Europe is given. If you are expecting a full list of all activities and achievements of all the institutes and companies in Europe, then you will be disappointed. This paper is too short for such a goal; moreover, such an inventory would be very dull to read. Therefore, a few points will be highlighted. We start with cooperative reliability organizations in Europe followed by a few examples of reliability research programs and projects. Then I treat some examples of achievements in reliability research in which I was directly involved. They are in the area of process-related reliability (e.g., oxide breakdown) and package-related reliability (plastic encapsulated IC's in temperature cycling). Finally, a few opinions are given on new trends in reliability engineering, if they have not already been covered in the other items.

II. EUROPEAN ORGANIZATIONS

Organizations for standardization are the first to be mentioned in this section. Setting up and implementing stan-

dardization procedures for quality in general and reliability in particular can significantly contribute to the ultimate improvement of products. In Europe we have the organization CENELEC (abbreviation of the French name) and its Electronic Components Committee, CECC, which both play an important role in this area. In the CECC, makers and users of components are working together to formulate new procedures. In this way it is doing the same job that was traditionally done by the military organization in the United States (think of the Mil Handbooks and Milspec).

The Mil activities in the U.S. were strongly customer driven. This has given its procedures a strong mandate for the vendors of IC's. However, it is losing power these days for number of reasons. One is that it is difficult to stay in the forefront of new developments on quality control; it has to deal with a too small production compared to the nonmilitary markets. Larger production and larger series undoubtedly means better statistical control of processes with inherently better tools for higher quality and related reliability.

As a consequence, the nonmilitary users' requirements have taken over from Milspec. Perhaps this is not the complete picture but this is how it is perceived in Europe. An example of the nonmilitary programs is the Ford Q1, in the USA and also in Europe fully customer-driven and therefore successful in the implementation. We see in Europe that many chip vendors are first of all complying with their customer-driven programs instead of implementing CECC rules.

Among cooperative research organizations in Europe, ESPRIT is the major one. It is financing a large number of cooperative research projects, fitting its mission "programme for research and technological development in the field of information technology." For IC technology it is cooperating with Joint European Submicron Silicon (JESSI). In the next section I will give a couple of examples of ESPRIT projects in the area of VLSI reliability.

Within the ESPRIT, there is a Technical Interest Group (TIG) on IC reliability. It consists of representatives from the industry (both the vendors and the users) and the national laboratories, and it is chaired by Prof. Herman Maes of IMEC in Leuven. Its goal is to formulate particular

Manuscript received September 10, 1992; revised November 14, 1992.
The author is with the Faculty of Electrical Engineering, Twente University, 7500 AE Enschede, The Netherlands.
IEEE Log Number 9209250.

needs and necessary improvements in the area of reliability. A few topics have been defined for further attention, namely:

- 1) failure analysis and fundamental failure mechanisms;
- 2) IC package reliability;
- 3) accelerated life testing and screening;
- 4) reliability simulation;
- 5) IC reliability education.

The first outcome of the TIG activities is the setting up of an annual European conference on reliability. It is called the European Symposium on Reliability of Electron Devices Failure Physics and Analysis, a long name with an easy acronym: ESREF. The first one was held in Bari, Italy, in 1990, the second one in Bordeaux, France, in 1991 [1]. They were very successful in attracting good papers and a large audience, and very likely it is the start of a good tradition like the IRPS and other conferences in the U.S.

Concerning the other activities and plans of the TIG, namely, when it comes to conducting the projects, it is depending on the amount of money available within the total ESPRIT program. As to informal contacts and exchange of information, this is also being achieved within the framework of ESREF and also within other conferences such as INFOS (Insulating Films On Semiconductors). The latter, for example, had a workshop on hot carrier effects in 1992 [2].

It should be noted that all countries in Europe have their national learning societies with, in the larger countries, special branches dealing with reliability. A good example is the reliability chapter within the VDE, the German Institute of Electrical Engineers. This chapter has members from neighboring countries. In this way it has a European orientation even as a national organization.

III. EUROPEAN COOPERATIVE RELIABILITY RESEARCH

In Europe there is a multitude of organizations and mentioning them all would be dull. In the previous section I indicated that ESPRIT is the major one for supporting projects in the field of microelectronics. It is financed and managed by the Commission of the European Communities. One of the goals is to include reliability engineering as an essential part of the relevant projects, especially of the projects on technology development.

Also, separate (smaller) projects are supported with emphasis on reliability. This is feasible when particular research has to be done for the reliability of many products in different technologies. Two examples will be given here: firstly, the PLASIC project (Performance and reliability of PLastic encapsulated CMOS ASIC's) and secondly, the EPST project (ESD Protection for Submicron Technologies).

For the PLASIC project the consortium consists of Mitec Alcatel (vendor) in Belgium, SGS-Thomson Microelectronics (vendor) in France, SEL Alcatel (user) in Germany, Elektronik Centralen (institute) in Denmark, and NMRC (institute) in Ireland.




Fig. 1. Result of the calculation of deformation of PQFP 160 in the presence of delamination. View of an deformed finite element mesh in the region close to the die edge. (After G. Kelly *et al.*) [2].

The activities form a broad spectrum comprising materials and process studies electrothermal characterization of plastic packages, reliability evaluation (temperature cycling and moisture tests), thermo-mechanical modeling, etc. A few more words will be devoted here to the last activity because it illustrates the approach followed to gain understanding of the cause of low reliability.

Traditionally, thermo-mechanical modeling is carried out under the assumption of elastic deformation in homogeneous media, which means no cracks in the plastic and no delamination between plastic and silicon die. However, in temperature cycling there is a large risk of delamination because of the large mechanical stresses. This delamination starts at the corners and edges of the die [3], while delamination can also occur at the interface between leadframe and plastic. The result is an exceptionally large force on ballbonds with a large probability for loose bond wires (see also Section V of this paper). Within the project, NMRC started with taking delamination into account in the calculation of the mechanical stresses and strain. This was done on a 160-pin plastic quad flat pack (PQFP160). For the material properties, please refer to the original publication [4]. Fig. 1 shows a result with the deformed finite element mesh of the PQFP160 in the region close to the die edge in the presence of delamination. This illustrates the large deformations occurring after delamination.

This project is an example of how cooperative research projects are executed in Europe. Industrial laboratories work together with governmental institutes from different countries in Europe. The institutes contribute mainly in the development of analytical methods and modeling, the companies on technology development and the application of the results.

It should be noted that Europe is at a disadvantage in the field of plastic encapsulation because nearly all assembly is in the Far East or at least outside Europe. Moreover, the major molding compound vendors are outside Europe. This is far from a good situation for a close cooperation between compound vendors, assembly lines, and IC man-




Fig. 2. The equivalent circuit for the human body model electrostatic discharge; top: according to MIL STD 883C/3015.7, bottom: including the main parasitic elements.

ufacturers. This PLASIC project nevertheless is aiming at accomplishing such a goal within these disadvantageous boundary conditions.

The second example of an ESPRIT project with a large reliability emphasis is the EPST project on Electro Static Discharge (ESD) protections. The consortium consists of Siemens, Philips, IMEC, and the Technical University of Munich. The activities consist of a comparison of different ESD testers, development of a new test setup, development of improved protection circuits, all supported by modeling of test setups as well as protection circuits.

The first outcome of this project was the large spread in the results obtained with 11 different testers although all had the same setup, namely, the human body model (HBM). This setup is very simple; it simulates the handling of devices by charged human beings. It has been standardized by the Mil Standard in the USA: MIL STD 883C/3015.7. The equivalent circuit is given in Fig. 2 (top). The capacitor C_{hb} in Fig. 2 is discharged in the test. This results in a voltage or current pulse through the DUT. The standard specifies that $R_{hb} = 1500 \Omega \pm 1\%$, $C_{hb} = 100 \text{ pF} \pm 10\%$. However, in practice several parasitics are present, for instance, a stray capacitance of the test board at the device under test (DUT in Fig. 2). This capacitance is not detected when calibration is carried out according to MIL STD because then the DUT is short-circuited. It would be much better to have a load resistance R_l of, say, 1000Ω in the calibration setup. These and other findings and considerations lead to the complete equivalent circuit given at the bottom of Fig. 2 [5].

The insufficient specification of the parasitic elements (capacitances C_1 and C_2 and inductance L_1), and the resulting differences among testers, are very likely the cause of the large spread in tester results. This comparison of testers within the project goes back to an earlier investigation at Philips [5]. For other ESD studies at Philips, I refer to the excellent work of Ajith Amerasekera and coworkers [6], [7].

The researchers at IMEC were able to derive an analytical expression for the (current-time) behavior of the ESD testers including their parasitic elements [8]. From simulation and curve fitting to the experimentally determined pulses the value of these elements could be derived. Of course, the next step to be expected is a tester optimization with respect to these parasitic elements and subsequent standardization of the test. When one considers that there are other test setups or configurations, such as Machine Model and Charged Device Model (yet to be thoroughly investigated) it is clear that there is a long way to go. The project consortium has decided to accomplish standardization but to achieve this in close collaboration with the EOS/ESD Association in the U.S. These two projects illustrate how cooperative research projects are executed and how different companies/institutes work together. In some areas it takes often not only a European but also a global approach.

IV. PROCESS-RELATED RELIABILITY

In this and the coming sections I will describe some activities on VLSI reliability in which I was more directly involved while heading the Corporate Reliability Center at Philips in Eindhoven.

Process-related reliability is that part of reliability engineering that is dealing with materials and basic structures in the integrated circuits. Tests are carried out on test structures and quite often on-the-wafer with relatively high acceleration factors. Examples are oxide breakdown tested on capacitors, electromigration tested on metal stripes, and hot carrier effects on single transistors.

In this section I will pay some attention to the work on oxide breakdown because I love this subject [9]. On this subject I had a close cooperation with Dr. Dim Wolters who is the real expert at Philips. He adopted and worked out the concept of charge-to-breakdown brought forward by Harari [10]. This has led to a large number of contributions in this field from him and his coworkers on the constancy of the charge-to-breakdown Q_{BD} as a function of stress current, the relation between voltage stress and current stress, the statistics of breakdown, the defect-related part in a statistical distribution of failing capacitors, the trapping of charge in the prebreakdown phase, and last but not least, the mechanism of oxide breakdown. This work has been treated in a number of review papers [11], [12].

It is clear now that one can make a distinction between the defect-related part and the intrinsic part in a breakdown distribution. The defects form a reliability hazard: they can give an early failure in time-dependent dielectric breakdown which means a short life. For a calculation of the actual lifetime of a product, or rather the mean and spread in life time of a large number of products, one needs the value of the acceleration factors for derating stress results to practical use conditions. In the traditional concept, breakdown of a dielectric was thought to be caused by a high field. In that case one needs the field acceleration for derating high-field stress results. In the concept of Q_{BD} one needs to know the current level in the oxide at practical use




Fig. 3. Gate oxide defect density in consecutive lots of wafers. Courtesy of M. Pinto, Philips Semiconductor, Nijmegen.

conditions (apart from the assumption of the independence of Q_{BD} from oxide current). However, one only knows the voltage or oxide field during operation. Therefore, derating in this case means an assumption about the current-field relation for the oxide.

Professor Chenming Hu and coworkers at Berkeley have done a good job on this derating for the estimation of oxide reliability (see [13] and its references). They were able to give a consistent description of the experiments of their own as well as of others in terms of a limited number of parameters. However, the physical mechanism underlying their model is in my opinion debatable. It is in terms of hole generation in the oxide followed by trapping (and some recombination). The result is a buildup of positive charge leading to current increase and breakdown. I feel that the same set of parameters but a different physical mechanism would do the job as well (see below).

Dr. Wolters observed, as is already mentioned above, the constancy (of the average value) of Q_{BD} as a function of oxide current. According to him this precludes the avalanche multiplication as a stepping stone in the oxide breakdown mechanism because the multiplication is strongly field dependent. The constancy of Q_{BD} has been nicely corroborated by researchers in Japan [14]. Moreover, the electron transport studies at IBM, Yorktown Heights (see, for instance, [15]) demonstrate that avalanche multiplication is an unlikely process.

Wolters' physical mechanism for oxide breakdown is the following. At the anode, electrons from a Fowler-Nordheim tunnel current loose their energy to the SiO_2 lattice where it is used to break some bonds. This bond breaking proceeds from anode to cathode forming a conductive path. Upon discharge of the capacitor through this path the material is blown and the capacitor broken down. This mechanism is




Fig. 4. Pulling force of bond wires in a product after 500 cycles in a temperature cycling test. Indicated are the regions of good adhesion (dashed line) and bad adhesion plastic die (solid line). Courtesy of A. van der Wijk, Philips Semiconductor, Stadskanaal.

able to explain virtually all related phenomena. However, it should be stated here that there is not a general consensus about the mechanism. Some more experimental work is still needed to give a sound base to all modeling.

The concept of Q_{BD} and the related defect density has found a new application in Statistical Reliability Monitoring (SRM). In the SRM approach particular process parameters are measured that are relevant for reliability and that are compatible with the concepts of Statistical Process Control (SPC). It appears that Q_{BD} measurements and the derived defect density can do the job for oxide-related reliability. It is a relatively short test of a few minutes on simple capacitor structures on the wafer with a fast feedback to process engineering. Although the measured defect density is not directly yielding a product lifetime, it can be the input for a program of continuous process improvement with inherent product improvement.

An example of a series of measurements is given in Fig. 3. It can be seen that the oxide defect density is steadily decreasing which was actually the result of corrective actions based on the presented sample data. The corrective actions were predominantly on improving cleaning procedures.

I have given this example of oxide breakdown work also to demonstrate that in this field of oxide breakdown there is not a difference in approach between the U.S., Japan, and Europe. Yes, we see a lot of personal views, but the whole field is being moved forward by sound competition and a global exchange of information.

V. PACKAGE-RELATED RELIABILITY

The subject of package-related reliability deals with the reliability of integrated circuits encapsulated in plastic. We have to face large mechanical stresses on the chip with inherent reliability hazards. Many years ago I was visiting a large IC company in the Silicon Valley. I wanted to discuss this subject but the reaction I got was "how silly it would be to put these nice and expensive microprocessors in dirty plastic." Since then times have changed and many nice and expensive chips are going into plastic packages.

I recognized that there was a large risk for Philips of lagging behind in the development of high reliability plastic-encapsulated IC's. The reasons are discussed in Section III of this paper. From companies in Japan I learned

that they were using the Scanning Acoustical Tomograph (SCAT) for investigating particular reliability mechanisms. We at Philips bought the same piece of equipment, the first one outside Japan. It should be noted that this type of equipment had already been in use in Japan for many years. With the SCAT technique we discovered [3] that delamination at the die-plastic interface is a major reliability hazard: it gives the well-known pattern shift of the (top) metallization on the die. Moreover, resulting large forces on ball bonds could give degradation. The result of an investigation in this direction is given in Fig. 4. It is actually a wire pull test on an IC that has been subjected to 500 cycles in a temperature cycling test. The amount of delamination or bad adhesion was determined by the SCAT technique before decapsulation and wire pull test. The solid line is the area of bad adhesion. We can clearly see that the bond wires with low pull strength are in the area of bad adhesion. This is consistent with a model in which delamination between plastic and die gives extra mechanical forces on the bond balls [16], [17].

A major concern in Europe is the environment. How this can affect, reliability engineering is shown in the following example. In temperature cycling we have basically two types of tests. In both tests the samples are interchanged between two chambers at different temperatures but in one test the chambers contain air and in the other they contain liquids. The abbreviations for the tests used here are TMCL (temperature cycling) and TMSK (thermal shock), respectively. For the usual large temperature swing of -65°C to 150°C the liquids are chloro-fluoro-carbon compounds which are now known to be detrimental to the environment.

Therefore, we carried out an investigation into the differences between the two types of tests with the aid of the SCAT technique. The result is given in Fig. 5, which shows the percentage of delamination as a function of the number of cycles. It can be concluded that the evolution of the delamination is similar in both tests. Hopefully, these results contribute to completely phasing out the shock tests which use hazardous compounds.

VI. NEW TRENDS IN RELIABILITY ENGINEERING

New trends in reliability engineering are strongly related to new trends in technology. These are smaller feature sizes on the chip at one hand, and larger chips at the other hand. The smaller feature sizes go together with thinner (gate) oxide layers and narrower spacings between metal patterns. This implies a higher reliability risk especially in the so-called early-failure-rate regime which is so strongly related to workmanship and defect density. This brings forward the big issue of continuous quality and reliability improvement. This will be done with the aid of better failure analysis techniques and with concepts like Statistical Reliability Monitoring. The larger chips bring greater reliability hazards due to mechanical stresses as discussed in Sections III and V. Also, here we have the same issue of continuous quality improvement via better analysis, modeling, and process control.




Fig. 5. Percentage of delamination on die and diepad of a plastic encapsulated IC in temperature cycling tests in either liquid-to-liquid (Thermal Shock) or air-to-air (Temperature Cycling). Courtesy of A. van der Wijk, Philips Semiconductor, Stadskanaal. □ Effect of Thermal Shock on die ■ Effect of Temperature Cycling on die ○ Effect of Thermal Shock on diepad ● Effect of Temperature Cycling on diepad

A new trend, not mentioned above or in the previous sections but relevant for proper design, is the development and application of reliability circuit simulators. We found that the hot carrier related lifetime of CMOS products differed considerably from that derived from experiments on transistors [17]. This has to do with the relatively low sensitivity of these particular products to the hot carrier effects and by duty cycle effects. The relation between transistor life and product life could be verified by circuit simulation, i.e., a computer calculation of the electrical performance of (part of) the circuit taking into account the reliability parameters.

At the moment this tool is being further developed in Europe as well as elsewhere [19]. The designers are leaving the era of bread boarding for reliability entering full simulation, which actually means that their reliability-related design rules come from tests on test structures only. They are now entering full simulation!

VII. CONCLUSIONS

VLSI reliability in Europe means a multitude of organizations, projects, and activities. Only a few examples could be given in this paper. From this one may derive that reliability engineering practice as such does not differ significantly from that in other regions, especially not from that in the U.S.

Research projects are executed in cooperation between industries and research institutes of different countries in

Europe. However, exchange of information on experimental results, models, standards etc., is taking place on a global scale, in this way forwarding the total field of VLSI reliability.

ACKNOWLEDGMENT

The help of Mr. Egbert Holl in making the figures is gratefully acknowledged.

REFERENCES

- [1] *Proc. 2nd European Symp. Reliability of Electron Devices, Failure Physics and Analysis, ESREF 91*, M. Barré and J. L. Aucouturier, Eds., 1991.
- [2] *Proc. Int. Conf. Info. 91*, "Insulating films on semiconductors," W. Eccleston, Ed. London: Institute of Physics, 1991.
- [3] K. van Doorselaer and K. de Zeeuw, "Relation between delamination and temperature cycling induced failures in plastic packaged devices," *IEEE Trans. Components, Hybrids, Manuf. Tech.*, vol. 13, pp. 879-882, Dec. 1990.
- [4] G. Kelly, C. Lyden, C. O'Mathuna, and J. S. Campbell, "Investigation of thermo-mechanically induced stress in a PQFP 160 using finite element techniques," in *Proc. 42nd IEEE Conf. Comp. and Technology* New York: IEEE, pp. 467-472, 1992.
- [5] L. J. van Roozendaal, E. A. Amerasekera, P. Bos, W. Baelde, F. Bontekoe, P. Kersten, E. Korma, P. Rommers, P. Krijns, U. Weber, and P. Ashby, "Standard ESD testing of integrated circuits," in *Proc. 12th EOS/ESD Symp.*, pp. 119-130, 1990.
- [6] E. A. Amerasekera, L. J. van Roozendaal, J. J. P. Bruines, and F. G. Kuper, "Characterisation and Modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parameters," *IEEE Trans. Elec. Devices*, vol. 38, pp. 2161-2168, 1991.
- [7] E. A. Amerasekera and J. F. Verweij, "ESD in integrated circuits," *Quality and Reliability Engineering*, vol. 8, pp. 259-272, 1992.
- [8] K. Verhaege, P. Roussel, G. Groeseneken, and H. Maes, "Comparative analysis of HBM ESD pulses under different loading conditions using a lumped element model," unpublished.
- [9] J. F. Verweij, E. A. Amerasekera, and J. Bisschop, "Physics of SiO₂ layers," *Rep. Progr. Phys.*, vol. 53, pp. 1297-1331, Oct. 1990.
- [10] E. Harari, "Dielectric breakdown in electrically stressed thin films of SiO₂," *J. Appl. Phys.*, vol. 49, pp. 2478-2489, 1978.
- [11] D. R. Wolters and J. F. Verweij, "Breakdown and wear-out phenomena in SiO₂ films," in *Instabilities in Silicon Devices*, G.

- Barbottin and A. Vapaille, Eds. Amsterdam: North-Holland, vol. 1, pp. 315-362, 1986.
- [12] D. R. Wolters and A. T. A. Zegers-Van Duynhoven, "Electronic charge transport in thin SiO₂ films," in *The Physics and Technology of Amorphous SiO₂*, A. B. Devine, Ed. New York: Plenum Press, pp. 391-409, 1988.
- [13] R. Moazzami and C. Hu, "SiO₂ time dependent dielectric breakdown and burn-in," Tutorial 5 at Int. Reliability Physics Symp. 1992. New York: IEEE, pp. 5.1-5.32, 1992.
- [14] Y. Uraoka, N. Tsutsu, T. Morie, Y. Nakata, and H. Esaki, "Evaluation technique of gate oxide reliability with electrical and optical measurements," in *Proc. IEEE 1989 Int. Conf. Microelectronic Test Structures*, vol. 2, pp. 97-102, Mar. 1989.
- [15] E. Cartier and F. R. McFeely, "Hot electron transport studies in SiO₂ using soft-x ray induced internal photoemission," in *Proc. Int. Conf. INFOS '91*, W. Eccleston Ed. London: The Institute of Physics, pp. 43-50, 1991.
- [16] A. van der Wijk and H. W. Werner, "Diagnostic techniques for failure analysis and reliability evaluation in VLSI technology," *Surface and Interface Anal.*, vol. 16, pp. 253-262, 1990.
- [17] J. A. van der Pol and J. J. Koomen, "Relation between the hot carrier lifetime of transistors and CMOS SRAM products," in *Proc. 28th IEEE Int. Reliability Phys. Symp.* New York: IEEE pp. 178-185, 1990.
- [18] K. N. Quader, P. K. Ko, and C. Hu, "Simulation of CMOS circuit degradation due to hot carrier effects," in *Proc. 30th IEEE Int. Reliability Phys. Symp. 1992*. New York: IEEE, pp. 16-23, 1992.



Jan F. Verweij was born in Benschop, The Netherlands. He studied solid state chemistry at the University of Utrecht.

In 1967 he joined Philips Research Laboratories, Eindhoven, where he has been involved in research on hot carrier effects, oxide breakdown, high-voltage integrated circuits and non-volatile memory devices. From 1988 until 1991 he headed the Corporate Reliability Center for Integrated Circuits within Philips Components, Eindhoven. He also has some teaching experience. From 1976 until 1985 he was (extra ordinary) professor in Applied Physics at Groningen University; now he is (part-time) professor of Electrical Engineering at Twente University. His teaching subject is reliability of semiconductor devices, and he has a small research group working on modeling of electro-thermal interactions, electro-static discharge, hot carrier effects, and electromigration.